loongson64g-package.dtsi 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <dt-bindings/interrupt-controller/irq.h>
  3. / {
  4. #address-cells = <2>;
  5. #size-cells = <2>;
  6. cpuintc: interrupt-controller {
  7. #address-cells = <0>;
  8. #interrupt-cells = <1>;
  9. interrupt-controller;
  10. compatible = "mti,cpu-interrupt-controller";
  11. };
  12. package0: bus@1fe00000 {
  13. compatible = "simple-bus";
  14. #address-cells = <2>;
  15. #size-cells = <1>;
  16. ranges = <0 0x1fe00000 0 0x1fe00000 0x100000
  17. 0 0x3ff00000 0 0x3ff00000 0x100000
  18. 0xefd 0xfb000000 0xefd 0xfb000000 0x10000000>;
  19. liointc: interrupt-controller@3ff01400 {
  20. compatible = "loongson,liointc-1.0";
  21. reg = <0 0x3ff01400 0x64>;
  22. interrupt-controller;
  23. #interrupt-cells = <2>;
  24. interrupt-parent = <&cpuintc>;
  25. interrupts = <2>, <3>;
  26. interrupt-names = "int0", "int1";
  27. loongson,parent_int_map = <0x00ffffff>, /* int0 */
  28. <0xff000000>, /* int1 */
  29. <0x00000000>, /* int2 */
  30. <0x00000000>; /* int3 */
  31. };
  32. cpu_uart0: serial@1fe00100 {
  33. compatible = "ns16550a";
  34. reg = <0 0x1fe00100 0x10>;
  35. clock-frequency = <100000000>;
  36. interrupt-parent = <&liointc>;
  37. interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
  38. no-loopback-test;
  39. };
  40. cpu_uart1: serial@1fe00110 {
  41. status = "disabled";
  42. compatible = "ns16550a";
  43. reg = <0 0x1fe00110 0x10>;
  44. clock-frequency = <100000000>;
  45. interrupts = <15 IRQ_TYPE_LEVEL_HIGH>;
  46. interrupt-parent = <&liointc>;
  47. no-loopback-test;
  48. };
  49. };
  50. };