loongson64c-package.dtsi 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <dt-bindings/interrupt-controller/irq.h>
  3. / {
  4. #address-cells = <2>;
  5. #size-cells = <2>;
  6. cpuintc: interrupt-controller {
  7. #address-cells = <0>;
  8. #interrupt-cells = <1>;
  9. interrupt-controller;
  10. compatible = "mti,cpu-interrupt-controller";
  11. };
  12. package0: bus@1fe00000 {
  13. compatible = "simple-bus";
  14. #address-cells = <2>;
  15. #size-cells = <1>;
  16. ranges = <0 0x1fe00000 0 0x1fe00000 0x100000
  17. 0 0x3ff00000 0 0x3ff00000 0x100000
  18. /* 3A HT Config Space */
  19. 0xefd 0xfb000000 0xefd 0xfb000000 0x10000000
  20. /* 3B HT Config Space */
  21. 0x1efd 0xfb000000 0x1efd 0xfb000000 0x10000000>;
  22. liointc: interrupt-controller@3ff01400 {
  23. compatible = "loongson,liointc-1.0";
  24. reg = <0 0x3ff01400 0x64>;
  25. interrupt-controller;
  26. #interrupt-cells = <2>;
  27. interrupt-parent = <&cpuintc>;
  28. interrupts = <2>, <3>;
  29. interrupt-names = "int0", "int1";
  30. loongson,parent_int_map = <0xf0ffffff>, /* int0 */
  31. <0x0f000000>, /* int1 */
  32. <0x00000000>, /* int2 */
  33. <0x00000000>; /* int3 */
  34. };
  35. cpu_uart0: serial@1fe001e0 {
  36. compatible = "ns16550a";
  37. reg = <0 0x1fe001e0 0x8>;
  38. clock-frequency = <33000000>;
  39. interrupt-parent = <&liointc>;
  40. interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
  41. no-loopback-test;
  42. };
  43. cpu_uart1: serial@1fe001e8 {
  44. status = "disabled";
  45. compatible = "ns16550a";
  46. reg = <0 0x1fe001e8 0x8>;
  47. clock-frequency = <33000000>;
  48. interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
  49. interrupt-parent = <&liointc>;
  50. no-loopback-test;
  51. };
  52. };
  53. };