vss.c 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Au1300 media block power gating (VSS)
  4. *
  5. * This is a stop-gap solution until I have the clock framework integration
  6. * ready. This stuff here really must be handled transparently when clocks
  7. * for various media blocks are enabled/disabled.
  8. */
  9. #include <linux/export.h>
  10. #include <linux/spinlock.h>
  11. #include <asm/mach-au1x00/au1000.h>
  12. #define VSS_GATE 0x00 /* gate wait timers */
  13. #define VSS_CLKRST 0x04 /* clock/block control */
  14. #define VSS_FTR 0x08 /* footers */
  15. #define VSS_ADDR(blk) (KSEG1ADDR(AU1300_VSS_PHYS_ADDR) + (blk * 0x0c))
  16. static DEFINE_SPINLOCK(au1300_vss_lock);
  17. /* enable a block as outlined in the databook */
  18. static inline void __enable_block(int block)
  19. {
  20. void __iomem *base = (void __iomem *)VSS_ADDR(block);
  21. __raw_writel(3, base + VSS_CLKRST); /* enable clock, assert reset */
  22. wmb();
  23. __raw_writel(0x01fffffe, base + VSS_GATE); /* maximum setup time */
  24. wmb();
  25. /* enable footers in sequence */
  26. __raw_writel(0x01, base + VSS_FTR);
  27. wmb();
  28. __raw_writel(0x03, base + VSS_FTR);
  29. wmb();
  30. __raw_writel(0x07, base + VSS_FTR);
  31. wmb();
  32. __raw_writel(0x0f, base + VSS_FTR);
  33. wmb();
  34. __raw_writel(0x01ffffff, base + VSS_GATE); /* start FSM too */
  35. wmb();
  36. __raw_writel(2, base + VSS_CLKRST); /* deassert reset */
  37. wmb();
  38. __raw_writel(0x1f, base + VSS_FTR); /* enable isolation cells */
  39. wmb();
  40. }
  41. /* disable a block as outlined in the databook */
  42. static inline void __disable_block(int block)
  43. {
  44. void __iomem *base = (void __iomem *)VSS_ADDR(block);
  45. __raw_writel(0x0f, base + VSS_FTR); /* disable isolation cells */
  46. wmb();
  47. __raw_writel(0, base + VSS_GATE); /* disable FSM */
  48. wmb();
  49. __raw_writel(3, base + VSS_CLKRST); /* assert reset */
  50. wmb();
  51. __raw_writel(1, base + VSS_CLKRST); /* disable clock */
  52. wmb();
  53. __raw_writel(0, base + VSS_FTR); /* disable all footers */
  54. wmb();
  55. }
  56. void au1300_vss_block_control(int block, int enable)
  57. {
  58. unsigned long flags;
  59. if (alchemy_get_cputype() != ALCHEMY_CPU_AU1300)
  60. return;
  61. /* only one block at a time */
  62. spin_lock_irqsave(&au1300_vss_lock, flags);
  63. if (enable)
  64. __enable_block(block);
  65. else
  66. __disable_block(block);
  67. spin_unlock_irqrestore(&au1300_vss_lock, flags);
  68. }
  69. EXPORT_SYMBOL_GPL(au1300_vss_block_control);