inst.h 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /******************************************************************************
  3. * arch/ia64/include/asm/native/inst.h
  4. *
  5. * Copyright (c) 2008 Isaku Yamahata <yamahata at valinux co jp>
  6. * VA Linux Systems Japan K.K.
  7. */
  8. #define DO_SAVE_MIN IA64_NATIVE_DO_SAVE_MIN
  9. #define MOV_FROM_IFA(reg) \
  10. mov reg = cr.ifa
  11. #define MOV_FROM_ITIR(reg) \
  12. mov reg = cr.itir
  13. #define MOV_FROM_ISR(reg) \
  14. mov reg = cr.isr
  15. #define MOV_FROM_IHA(reg) \
  16. mov reg = cr.iha
  17. #define MOV_FROM_IPSR(pred, reg) \
  18. (pred) mov reg = cr.ipsr
  19. #define MOV_FROM_IIM(reg) \
  20. mov reg = cr.iim
  21. #define MOV_FROM_IIP(reg) \
  22. mov reg = cr.iip
  23. #define MOV_FROM_IVR(reg, clob) \
  24. mov reg = cr.ivr
  25. #define MOV_FROM_PSR(pred, reg, clob) \
  26. (pred) mov reg = psr
  27. #define MOV_FROM_ITC(pred, pred_clob, reg, clob) \
  28. (pred) mov reg = ar.itc
  29. #define MOV_TO_IFA(reg, clob) \
  30. mov cr.ifa = reg
  31. #define MOV_TO_ITIR(pred, reg, clob) \
  32. (pred) mov cr.itir = reg
  33. #define MOV_TO_IHA(pred, reg, clob) \
  34. (pred) mov cr.iha = reg
  35. #define MOV_TO_IPSR(pred, reg, clob) \
  36. (pred) mov cr.ipsr = reg
  37. #define MOV_TO_IFS(pred, reg, clob) \
  38. (pred) mov cr.ifs = reg
  39. #define MOV_TO_IIP(reg, clob) \
  40. mov cr.iip = reg
  41. #define MOV_TO_KR(kr, reg, clob0, clob1) \
  42. mov IA64_KR(kr) = reg
  43. #define ITC_I(pred, reg, clob) \
  44. (pred) itc.i reg
  45. #define ITC_D(pred, reg, clob) \
  46. (pred) itc.d reg
  47. #define ITC_I_AND_D(pred_i, pred_d, reg, clob) \
  48. (pred_i) itc.i reg; \
  49. (pred_d) itc.d reg
  50. #define THASH(pred, reg0, reg1, clob) \
  51. (pred) thash reg0 = reg1
  52. #define SSM_PSR_IC_AND_DEFAULT_BITS_AND_SRLZ_I(clob0, clob1) \
  53. ssm psr.ic | PSR_DEFAULT_BITS \
  54. ;; \
  55. srlz.i /* guarantee that interruption collectin is on */ \
  56. ;;
  57. #define SSM_PSR_IC_AND_SRLZ_D(clob0, clob1) \
  58. ssm psr.ic \
  59. ;; \
  60. srlz.d
  61. #define RSM_PSR_IC(clob) \
  62. rsm psr.ic
  63. #define SSM_PSR_I(pred, pred_clob, clob) \
  64. (pred) ssm psr.i
  65. #define RSM_PSR_I(pred, clob0, clob1) \
  66. (pred) rsm psr.i
  67. #define RSM_PSR_I_IC(clob0, clob1, clob2) \
  68. rsm psr.i | psr.ic
  69. #define RSM_PSR_DT \
  70. rsm psr.dt
  71. #define RSM_PSR_BE_I(clob0, clob1) \
  72. rsm psr.be | psr.i
  73. #define SSM_PSR_DT_AND_SRLZ_I \
  74. ssm psr.dt \
  75. ;; \
  76. srlz.i
  77. #define BSW_0(clob0, clob1, clob2) \
  78. bsw.0
  79. #define BSW_1(clob0, clob1) \
  80. bsw.1
  81. #define COVER \
  82. cover
  83. #define RFI \
  84. rfi