zynqmp-zc1275-revA.dts 908 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * dts file for Xilinx ZynqMP ZC1275
  4. *
  5. * (C) Copyright 2017 - 2021, Xilinx, Inc.
  6. *
  7. * Michal Simek <[email protected]>
  8. * Siva Durga Prasad Paladugu <[email protected]>
  9. */
  10. /dts-v1/;
  11. #include "zynqmp.dtsi"
  12. #include "zynqmp-clk-ccf.dtsi"
  13. / {
  14. model = "ZynqMP ZC1275 RevA";
  15. compatible = "xlnx,zynqmp-zc1275-revA", "xlnx,zynqmp-zc1275", "xlnx,zynqmp";
  16. aliases {
  17. serial0 = &uart0;
  18. serial1 = &dcc;
  19. spi0 = &qspi;
  20. };
  21. chosen {
  22. bootargs = "earlycon";
  23. stdout-path = "serial0:115200n8";
  24. };
  25. memory@0 {
  26. device_type = "memory";
  27. reg = <0x0 0x0 0x0 0x80000000>;
  28. };
  29. };
  30. &dcc {
  31. status = "okay";
  32. };
  33. &gpio {
  34. status = "okay";
  35. };
  36. &qspi {
  37. status = "okay";
  38. flash@0 {
  39. compatible = "m25p80", "jedec,spi-nor";
  40. reg = <0x0>;
  41. spi-tx-bus-width = <1>;
  42. spi-rx-bus-width = <4>;
  43. spi-max-frequency = <108000000>;
  44. };
  45. };
  46. &uart0 {
  47. status = "okay";
  48. };