uniphier-ld20-global.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. // SPDX-License-Identifier: GPL-2.0+ OR MIT
  2. //
  3. // Device Tree Source for UniPhier LD20 Global Board
  4. //
  5. // Copyright (C) 2015-2017 Socionext Inc.
  6. // Author: Masahiro Yamada <[email protected]>
  7. // Kunihiko Hayashi <[email protected]>
  8. /dts-v1/;
  9. #include <dt-bindings/gpio/uniphier-gpio.h>
  10. #include "uniphier-ld20.dtsi"
  11. / {
  12. model = "UniPhier LD20 Global Board (REF_LD20_GP)";
  13. compatible = "socionext,uniphier-ld20-global",
  14. "socionext,uniphier-ld20";
  15. chosen {
  16. stdout-path = "serial0:115200n8";
  17. };
  18. aliases {
  19. serial0 = &serial0;
  20. serial1 = &serial1;
  21. serial2 = &serial2;
  22. serial3 = &serial3;
  23. i2c0 = &i2c0;
  24. i2c1 = &i2c1;
  25. i2c2 = &i2c2;
  26. i2c3 = &i2c3;
  27. i2c4 = &i2c4;
  28. i2c5 = &i2c5;
  29. ethernet0 = &eth;
  30. };
  31. memory@80000000 {
  32. device_type = "memory";
  33. reg = <0 0x80000000 0 0xc0000000>;
  34. };
  35. dvdd_reg: reg-fixed {
  36. compatible = "regulator-fixed";
  37. regulator-name = "DVDD";
  38. regulator-min-microvolt = <3300000>;
  39. regulator-max-microvolt = <3300000>;
  40. };
  41. amp_vcc_reg: reg-fixed {
  42. compatible = "regulator-fixed";
  43. regulator-name = "AMP_VCC";
  44. regulator-min-microvolt = <12000000>;
  45. regulator-max-microvolt = <12000000>;
  46. };
  47. sound {
  48. compatible = "audio-graph-card";
  49. label = "UniPhier LD20";
  50. widgets = "Headphone", "Headphones";
  51. dais = <&i2s_port2
  52. &i2s_port3
  53. &i2s_port4
  54. &spdif_port0
  55. &comp_spdif_port0>;
  56. hp-det-gpio = <&gpio UNIPHIER_GPIO_IRQ(0) GPIO_ACTIVE_LOW>;
  57. };
  58. spdif-out {
  59. compatible = "linux,spdif-dit";
  60. #sound-dai-cells = <0>;
  61. port@0 {
  62. spdif_tx: endpoint {
  63. remote-endpoint = <&spdif_hiecout1>;
  64. };
  65. };
  66. };
  67. comp-spdif-out {
  68. compatible = "linux,spdif-dit";
  69. #sound-dai-cells = <0>;
  70. port@0 {
  71. comp_spdif_tx: endpoint {
  72. remote-endpoint = <&comp_spdif_hiecout1>;
  73. };
  74. };
  75. };
  76. };
  77. &serial0 {
  78. status = "okay";
  79. };
  80. &serial1 {
  81. status = "okay";
  82. };
  83. &i2s_hpcmout1 {
  84. dai-format = "i2s";
  85. remote-endpoint = <&tas_speaker>;
  86. };
  87. &spdif_hiecout1 {
  88. remote-endpoint = <&spdif_tx>;
  89. };
  90. &comp_spdif_hiecout1 {
  91. remote-endpoint = <&comp_spdif_tx>;
  92. };
  93. &i2c0 {
  94. status = "okay";
  95. tas5707@1b {
  96. compatible = "ti,tas5711";
  97. reg = <0x1b>;
  98. reset-gpios = <&gpio UNIPHIER_GPIO_PORT(0, 0) GPIO_ACTIVE_LOW>;
  99. pdn-gpios = <&gpio UNIPHIER_GPIO_PORT(0, 1) GPIO_ACTIVE_LOW>;
  100. #sound-dai-cells = <0>;
  101. AVDD-supply = <&dvdd_reg>;
  102. DVDD-supply = <&dvdd_reg>;
  103. PVDD_A-supply = <&amp_vcc_reg>;
  104. PVDD_B-supply = <&amp_vcc_reg>;
  105. PVDD_C-supply = <&amp_vcc_reg>;
  106. PVDD_D-supply = <&amp_vcc_reg>;
  107. port@0 {
  108. tas_speaker: endpoint {
  109. dai-format = "i2s";
  110. remote-endpoint = <&i2s_hpcmout1>;
  111. };
  112. };
  113. };
  114. };
  115. &eth {
  116. status = "okay";
  117. phy-mode = "rmii";
  118. pinctrl-0 = <&pinctrl_ether_rmii>;
  119. phy-handle = <&ethphy>;
  120. };
  121. &mdio {
  122. ethphy: ethernet-phy@1 {
  123. reg = <1>;
  124. };
  125. };
  126. &usb {
  127. status = "okay";
  128. };
  129. &nand {
  130. status = "okay";
  131. };