rk3566-soquartz-cm4.dts 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /dts-v1/;
  3. #include "rk3566-soquartz.dtsi"
  4. / {
  5. model = "Pine64 RK3566 SoQuartz with CM4-IO Carrier Board";
  6. compatible = "pine64,soquartz-cm4io", "pine64,soquartz", "rockchip,rk3566";
  7. /* labeled +12v in schematic */
  8. vcc12v_dcin: vcc12v-dcin-regulator {
  9. compatible = "regulator-fixed";
  10. regulator-name = "vcc12v_dcin";
  11. regulator-always-on;
  12. regulator-boot-on;
  13. regulator-min-microvolt = <12000000>;
  14. regulator-max-microvolt = <12000000>;
  15. };
  16. /* labeled +5v in schematic */
  17. vcc_5v: vcc-5v-regulator {
  18. compatible = "regulator-fixed";
  19. regulator-name = "vcc_5v";
  20. regulator-always-on;
  21. regulator-boot-on;
  22. regulator-min-microvolt = <5000000>;
  23. regulator-max-microvolt = <5000000>;
  24. vin-supply = <&vcc12v_dcin>;
  25. };
  26. vcc_sd_pwr: vcc-sd-pwr-regulator {
  27. compatible = "regulator-fixed";
  28. regulator-name = "vcc_sd_pwr";
  29. regulator-always-on;
  30. regulator-boot-on;
  31. regulator-min-microvolt = <3300000>;
  32. regulator-max-microvolt = <3300000>;
  33. vin-supply = <&vcc3v3_sys>;
  34. };
  35. };
  36. &gmac1 {
  37. status = "okay";
  38. };
  39. /*
  40. * i2c1 is exposed on CM1 / Module1A
  41. * pin 80 - SCL0 - i2c1_scl_m0, pullup to vcc3v3_pmu
  42. * pin 82 - SDA0 - i2c1_sda_m0, pullup to vcc3v3_pmu
  43. */
  44. &i2c1 {
  45. status = "okay";
  46. /*
  47. * the rtc interrupt is tied to PMIC_PWRON,
  48. * it will force reset the board if triggered.
  49. */
  50. pcf85063: rtc@51 {
  51. compatible = "nxp,pcf85063";
  52. reg = <0x51>;
  53. };
  54. };
  55. /*
  56. * i2c2 is exposed on CM1 / Module1A - to PI40
  57. * pin 56 - GPIO3 - i2c2_scl_m1, pullup to vcc_3v3, shared with i2s1_8ch
  58. * pin 58 - GPIO2 - i2c2_sda_m1, pullup to vcc_3v3
  59. */
  60. &i2c2 {
  61. status = "disabled";
  62. };
  63. /*
  64. * i2c3 is exposed on CM1 / Module1A - to PI40
  65. * pin 35 - ID_SC(GPIO28) - i2c3_scl_m0, pullup to vcc_3v3
  66. * pin 36 - ID_SD(GPIO27) - i2c3_sda_m0, pullup to vcc_3v3
  67. */
  68. &i2c3 {
  69. status = "disabled";
  70. };
  71. /*
  72. * i2c4 is exposed on CM2 / Module1B - to PI40
  73. * pin 45 - GPIO24 - i2c4_scl_m1
  74. * pin 47 - GPIO23 - i2c4_sda_m1
  75. */
  76. &i2c4 {
  77. status = "disabled";
  78. };
  79. /*
  80. * i2s1_8ch is exposed on CM1 / Module1A - to PI40
  81. * pin 24 - GPIO26 - i2s1_sdi1_m1
  82. * pin 25 - GPIO21 - i2s1_sdo0_m1
  83. * pin 26 - GPIO19 - i2s1_lrck_tx_m1
  84. * pin 27 - GPIO20 - i2s1_sdi0_m1
  85. * pin 29 - GPIO16 - i2s1_sdi3_m1
  86. * pin 30 - GPIO6 - i2s1_sdi2_m1
  87. * pin 40 - GPIO9 - i2s1_sdo1_m1, shared with spi3
  88. * pin 41 - GPIO25 - i2s1_sdo2_m1
  89. * pin 49 - GPIO18 - i2s1_sclk_tx_m1
  90. * pin 50 - GPIO17 - i2s1_mclk_m1
  91. * pin 56 - GPIO3 - i2s1_sdo3_m1, shared with i2c2
  92. */
  93. &i2s1_8ch {
  94. status = "disabled";
  95. };
  96. &led_diy {
  97. status = "okay";
  98. };
  99. &led_work {
  100. status = "okay";
  101. };
  102. &rgmii_phy1 {
  103. status = "okay";
  104. };
  105. /*
  106. * saradc is exposed on CM1 / Module1A - to J2
  107. * pin 94 - AIN1 - saradc_vin3
  108. * pin 96 - AIN0 - saradc_vin2
  109. */
  110. &saradc {
  111. status = "disabled";
  112. };
  113. &sdmmc0 {
  114. vmmc-supply = <&vcc_sd_pwr>;
  115. status = "okay";
  116. };
  117. /*
  118. * spi3 is exposed on CM1 / Module1A - to PI40
  119. * pin 37 - GPIO7 - spi3_cs1_m0
  120. * pin 38 - GPIO11 - spi3_clk_m0
  121. * pin 39 - GPIO8 - spi3_cs0_m0
  122. * pin 40 - GPIO9 - spi3_miso_m0, shared with i2s1_8ch
  123. * pin 44 - GPIO10 - spi3_mosi_m0
  124. */
  125. &spi3 {
  126. status = "disabled";
  127. };
  128. /*
  129. * uart2 is exposed on CM1 / Module1A - to PI40
  130. * pin 51 - GPIO15 - uart2_rx_m0
  131. * pin 55 - GPIO14 - uart2_tx_m0
  132. */
  133. &uart2 {
  134. status = "okay";
  135. };
  136. /*
  137. * uart7 is exposed on CM1 / Module1A - to PI40
  138. * pin 46 - GPIO22 - uart7_tx_m2
  139. * pin 47 - GPIO23 - uart7_rx_m2
  140. */
  141. &uart7 {
  142. status = "okay";
  143. };
  144. &usb2phy0 {
  145. status = "okay";
  146. };
  147. &usb2phy0_otg {
  148. phy-supply = <&vcc_5v>;
  149. status = "okay";
  150. };
  151. &usb_host0_xhci {
  152. status = "okay";
  153. };
  154. &vbus {
  155. vin-supply = <&vcc_5v>;
  156. };