rk3399-gru-bob.dts 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Google Gru-Bob Rev 4+ board device tree source
  4. *
  5. * Copyright 2018 Google, Inc
  6. */
  7. /dts-v1/;
  8. #include "rk3399-gru-chromebook.dtsi"
  9. / {
  10. model = "Google Bob";
  11. compatible = "google,bob-rev13", "google,bob-rev12",
  12. "google,bob-rev11", "google,bob-rev10",
  13. "google,bob-rev9", "google,bob-rev8",
  14. "google,bob-rev7", "google,bob-rev6",
  15. "google,bob-rev5", "google,bob-rev4",
  16. "google,bob", "google,gru", "rockchip,rk3399";
  17. chassis-type = "convertible";
  18. edp_panel: edp-panel {
  19. compatible = "boe,nv101wxmn51";
  20. backlight = <&backlight>;
  21. power-supply = <&pp3300_disp>;
  22. port {
  23. panel_in_edp: endpoint {
  24. remote-endpoint = <&edp_out_panel>;
  25. };
  26. };
  27. };
  28. };
  29. &ap_i2c_ts {
  30. touchscreen: touchscreen@10 {
  31. compatible = "elan,ekth3500";
  32. reg = <0x10>;
  33. interrupt-parent = <&gpio3>;
  34. interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
  35. pinctrl-names = "default";
  36. pinctrl-0 = <&touch_int_l &touch_reset_l>;
  37. reset-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
  38. };
  39. };
  40. &ap_i2c_tp {
  41. trackpad: trackpad@15 {
  42. compatible = "elan,ekth3000";
  43. reg = <0x15>;
  44. interrupt-parent = <&gpio1>;
  45. interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
  46. pinctrl-names = "default";
  47. pinctrl-0 = <&trackpad_int_l>;
  48. wakeup-source;
  49. };
  50. };
  51. &backlight {
  52. pwms = <&cros_ec_pwm 0>;
  53. };
  54. &cpu_alert0 {
  55. temperature = <65000>;
  56. };
  57. &cpu_alert1 {
  58. temperature = <70000>;
  59. };
  60. &spi0 {
  61. status = "okay";
  62. cr50@0 {
  63. compatible = "google,cr50";
  64. reg = <0>;
  65. interrupt-parent = <&gpio0>;
  66. interrupts = <5 IRQ_TYPE_EDGE_RISING>;
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&h1_int_od_l>;
  69. spi-max-frequency = <800000>;
  70. };
  71. };
  72. &pinctrl {
  73. tpm {
  74. h1_int_od_l: h1-int-od-l {
  75. rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>;
  76. };
  77. };
  78. };
  79. &wlan_host_wake_l {
  80. /* Kevin has an external pull up, but Bob does not. */
  81. rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
  82. };