rzg2ul-smarc-pinfunction.dtsi 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. /*
  3. * Device Tree Source for the RZ/G2UL SMARC pincontrol parts
  4. *
  5. * Copyright (C) 2022 Renesas Electronics Corp.
  6. */
  7. #include <dt-bindings/gpio/gpio.h>
  8. #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
  9. &pinctrl {
  10. pinctrl-0 = <&sound_clk_pins>;
  11. pinctrl-names = "default";
  12. can0_pins: can0 {
  13. pinmux = <RZG2L_PORT_PINMUX(1, 1, 3)>, /* TX */
  14. <RZG2L_PORT_PINMUX(1, 2, 3)>; /* RX */
  15. };
  16. #if (SW_ET0_EN_N)
  17. can0-stb-hog {
  18. gpio-hog;
  19. gpios = <RZG2L_GPIO(2, 2) GPIO_ACTIVE_HIGH>;
  20. output-low;
  21. line-name = "can0_stb";
  22. };
  23. #endif
  24. can1_pins: can1 {
  25. pinmux = <RZG2L_PORT_PINMUX(2, 0, 3)>, /* TX */
  26. <RZG2L_PORT_PINMUX(2, 1, 3)>; /* RX */
  27. };
  28. #if (SW_ET0_EN_N)
  29. can1-stb-hog {
  30. gpio-hog;
  31. gpios = <RZG2L_GPIO(2, 3) GPIO_ACTIVE_HIGH>;
  32. output-low;
  33. line-name = "can1_stb";
  34. };
  35. #endif
  36. i2c0_pins: i2c0 {
  37. pins = "RIIC0_SDA", "RIIC0_SCL";
  38. input-enable;
  39. };
  40. i2c1_pins: i2c1 {
  41. pins = "RIIC1_SDA", "RIIC1_SCL";
  42. input-enable;
  43. };
  44. scif0_pins: scif0 {
  45. pinmux = <RZG2L_PORT_PINMUX(6, 4, 6)>, /* TxD */
  46. <RZG2L_PORT_PINMUX(6, 3, 6)>; /* RxD */
  47. };
  48. sd1-pwr-en-hog {
  49. gpio-hog;
  50. gpios = <RZG2L_GPIO(0, 3) GPIO_ACTIVE_HIGH>;
  51. output-high;
  52. line-name = "sd1_pwr_en";
  53. };
  54. sdhi1_pins: sd1 {
  55. sd1_data {
  56. pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
  57. power-source = <3300>;
  58. };
  59. sd1_ctrl {
  60. pins = "SD1_CLK", "SD1_CMD";
  61. power-source = <3300>;
  62. };
  63. sd1_mux {
  64. pinmux = <RZG2L_PORT_PINMUX(0, 2, 1)>; /* SD1_CD */
  65. };
  66. };
  67. sdhi1_pins_uhs: sd1_uhs {
  68. sd1_data_uhs {
  69. pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
  70. power-source = <1800>;
  71. };
  72. sd1_ctrl_uhs {
  73. pins = "SD1_CLK", "SD1_CMD";
  74. power-source = <1800>;
  75. };
  76. sd1_mux_uhs {
  77. pinmux = <RZG2L_PORT_PINMUX(0, 2, 1)>; /* SD1_CD */
  78. };
  79. };
  80. sound_clk_pins: sound_clk {
  81. pins = "AUDIO_CLK1", "AUDIO_CLK2";
  82. input-enable;
  83. };
  84. ssi1_pins: ssi1 {
  85. pinmux = <RZG2L_PORT_PINMUX(3, 0, 2)>, /* BCK */
  86. <RZG2L_PORT_PINMUX(3, 1, 2)>, /* RCK */
  87. <RZG2L_PORT_PINMUX(3, 2, 2)>, /* TXD */
  88. <RZG2L_PORT_PINMUX(3, 3, 2)>; /* RXD */
  89. };
  90. usb0_pins: usb0 {
  91. pinmux = <RZG2L_PORT_PINMUX(5, 0, 1)>, /* VBUS */
  92. <RZG2L_PORT_PINMUX(5, 2, 1)>, /* OVC */
  93. <RZG2L_PORT_PINMUX(5, 3, 1)>; /* OTG_ID */
  94. };
  95. usb1_pins: usb1 {
  96. pinmux = <RZG2L_PORT_PINMUX(5, 4, 5)>, /* OVC */
  97. <RZG2L_PORT_PINMUX(6, 0, 1)>; /* VBUS */
  98. };
  99. };