r8a779m1-ulcb.dts 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. // SPDX-License-Identifier: (GPL-2.0 or MIT)
  2. /*
  3. * Device Tree Source for the H3ULCB (R-Car Starter Kit Premier) with R-Car H3e-2G
  4. *
  5. * Copyright (C) 2021 Glider bv
  6. *
  7. * Based on r8a77951-ulcb.dts
  8. *
  9. * Copyright (C) 2016 Renesas Electronics Corp.
  10. * Copyright (C) 2016 Cogent Embedded, Inc.
  11. */
  12. /dts-v1/;
  13. #include "r8a779m1.dtsi"
  14. #include "ulcb.dtsi"
  15. / {
  16. model = "Renesas H3ULCB board based on r8a779m1";
  17. compatible = "renesas,h3ulcb", "renesas,r8a779m1", "renesas,r8a7795";
  18. memory@48000000 {
  19. device_type = "memory";
  20. /* first 128MB is reserved for secure area. */
  21. reg = <0x0 0x48000000 0x0 0x38000000>;
  22. };
  23. memory@500000000 {
  24. device_type = "memory";
  25. reg = <0x5 0x00000000 0x0 0x40000000>;
  26. };
  27. memory@600000000 {
  28. device_type = "memory";
  29. reg = <0x6 0x00000000 0x0 0x40000000>;
  30. };
  31. memory@700000000 {
  32. device_type = "memory";
  33. reg = <0x7 0x00000000 0x0 0x40000000>;
  34. };
  35. };
  36. &du {
  37. clocks = <&cpg CPG_MOD 724>,
  38. <&cpg CPG_MOD 723>,
  39. <&cpg CPG_MOD 722>,
  40. <&cpg CPG_MOD 721>,
  41. <&versaclock5 1>,
  42. <&versaclock5 3>,
  43. <&versaclock5 4>,
  44. <&versaclock5 2>;
  45. clock-names = "du.0", "du.1", "du.2", "du.3",
  46. "dclkin.0", "dclkin.1", "dclkin.2", "dclkin.3";
  47. };