r8a77951-ulcb.dts 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for the H3ULCB (R-Car Starter Kit Premier) board with R-Car H3 ES2.0+
  4. *
  5. * Copyright (C) 2016 Renesas Electronics Corp.
  6. * Copyright (C) 2016 Cogent Embedded, Inc.
  7. */
  8. /dts-v1/;
  9. #include "r8a77951.dtsi"
  10. #include "ulcb.dtsi"
  11. / {
  12. model = "Renesas H3ULCB board based on r8a77951";
  13. compatible = "renesas,h3ulcb", "renesas,r8a7795";
  14. memory@48000000 {
  15. device_type = "memory";
  16. /* first 128MB is reserved for secure area. */
  17. reg = <0x0 0x48000000 0x0 0x38000000>;
  18. };
  19. memory@500000000 {
  20. device_type = "memory";
  21. reg = <0x5 0x00000000 0x0 0x40000000>;
  22. };
  23. memory@600000000 {
  24. device_type = "memory";
  25. reg = <0x6 0x00000000 0x0 0x40000000>;
  26. };
  27. memory@700000000 {
  28. device_type = "memory";
  29. reg = <0x7 0x00000000 0x0 0x40000000>;
  30. };
  31. };
  32. &du {
  33. clocks = <&cpg CPG_MOD 724>,
  34. <&cpg CPG_MOD 723>,
  35. <&cpg CPG_MOD 722>,
  36. <&cpg CPG_MOD 721>,
  37. <&versaclock5 1>,
  38. <&versaclock5 3>,
  39. <&versaclock5 4>,
  40. <&versaclock5 2>;
  41. clock-names = "du.0", "du.1", "du.2", "du.3",
  42. "dclkin.0", "dclkin.1", "dclkin.2", "dclkin.3";
  43. };