cat875.dtsi 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for the Silicon Linux sub board for CAT874 (CAT875)
  4. *
  5. * Copyright (C) 2019 Renesas Electronics Corp.
  6. */
  7. / {
  8. model = "Silicon Linux sub board for CAT874 (CAT875)";
  9. aliases {
  10. ethernet0 = &avb;
  11. };
  12. };
  13. &avb {
  14. pinctrl-0 = <&avb_pins>;
  15. pinctrl-names = "default";
  16. renesas,no-ether-link;
  17. phy-handle = <&phy0>;
  18. phy-mode = "rgmii-id";
  19. status = "okay";
  20. phy0: ethernet-phy@0 {
  21. compatible = "ethernet-phy-id001c.c915",
  22. "ethernet-phy-ieee802.3-c22";
  23. reg = <0>;
  24. interrupt-parent = <&gpio2>;
  25. interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
  26. reset-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
  27. };
  28. };
  29. &can0 {
  30. pinctrl-0 = <&can0_pins>;
  31. pinctrl-names = "default";
  32. status = "okay";
  33. };
  34. &can1 {
  35. pinctrl-0 = <&can1_pins>;
  36. pinctrl-names = "default";
  37. status = "okay";
  38. };
  39. &pciec0 {
  40. status = "okay";
  41. };
  42. &pfc {
  43. avb_pins: avb {
  44. mux {
  45. groups = "avb_mii";
  46. function = "avb";
  47. };
  48. };
  49. can0_pins: can0 {
  50. groups = "can0_data";
  51. function = "can0";
  52. };
  53. can1_pins: can1 {
  54. groups = "can1_data";
  55. function = "can1";
  56. };
  57. };