rtd1293.dtsi 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
  2. /*
  3. * Realtek RTD1293 SoC
  4. *
  5. * Copyright (c) 2017-2019 Andreas Färber
  6. */
  7. #include "rtd129x.dtsi"
  8. / {
  9. compatible = "realtek,rtd1293";
  10. cpus {
  11. #address-cells = <2>;
  12. #size-cells = <0>;
  13. cpu0: cpu@0 {
  14. device_type = "cpu";
  15. compatible = "arm,cortex-a53";
  16. reg = <0x0 0x0>;
  17. next-level-cache = <&l2>;
  18. };
  19. cpu1: cpu@1 {
  20. device_type = "cpu";
  21. compatible = "arm,cortex-a53";
  22. reg = <0x0 0x1>;
  23. next-level-cache = <&l2>;
  24. };
  25. l2: l2-cache {
  26. compatible = "cache";
  27. };
  28. };
  29. timer {
  30. compatible = "arm,armv8-timer";
  31. interrupts = <GIC_PPI 13
  32. (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
  33. <GIC_PPI 14
  34. (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
  35. <GIC_PPI 11
  36. (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
  37. <GIC_PPI 10
  38. (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
  39. };
  40. };
  41. &arm_pmu {
  42. interrupt-affinity = <&cpu0>, <&cpu1>;
  43. };
  44. &gic {
  45. interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
  46. };