sm8150-sony-xperia-kumano.dtsi 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459
  1. // SPDX-License-Identifier: BSD-3-Clause
  2. /*
  3. * Copyright (c) 2021, Konrad Dybcio <[email protected]>
  4. */
  5. /dts-v1/;
  6. #include <dt-bindings/gpio/gpio.h>
  7. #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
  8. #include "sm8150.dtsi"
  9. #include "pm8150.dtsi"
  10. #include "pm8150b.dtsi"
  11. #include "pm8150l.dtsi"
  12. /delete-node/ &cdsp_mem;
  13. /delete-node/ &gpu_mem;
  14. /delete-node/ &ipa_fw_mem;
  15. /delete-node/ &ipa_gsi_mem;
  16. /delete-node/ &mpss_mem;
  17. /delete-node/ &slpi_mem;
  18. /delete-node/ &spss_mem;
  19. /delete-node/ &venus_mem;
  20. / {
  21. qcom,msm-id = <339 0x20000>; /* SM8150 v2 */
  22. qcom,board-id = <8 0>;
  23. chosen {
  24. #address-cells = <2>;
  25. #size-cells = <2>;
  26. ranges;
  27. framebuffer: framebuffer@9c000000 {
  28. compatible = "simple-framebuffer";
  29. reg = <0 0x9c000000 0 0x2300000>;
  30. /* Griffin BL initializes in 2.5k mode, not 4k */
  31. width = <1096>;
  32. height = <2560>;
  33. stride = <(1096 * 4)>;
  34. format = "a8r8g8b8";
  35. /*
  36. * That's (going to be) a lot of clocks, but it's necessary due
  37. * to unused clk cleanup & no panel driver yet (& no dispcc either)..
  38. */
  39. clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
  40. <&gcc GCC_DISP_SF_AXI_CLK>;
  41. };
  42. };
  43. vph_pwr: vph-pwr-regulator {
  44. compatible = "regulator-fixed";
  45. regulator-name = "vph_pwr";
  46. regulator-min-microvolt = <3700000>;
  47. regulator-max-microvolt = <3700000>;
  48. };
  49. /*
  50. * Apparently RPMh does not provide support for PM8150 S4 because it
  51. * is always-on; model it as a fixed regulator.
  52. */
  53. vreg_s4a_1p8: pm8150-s4 {
  54. compatible = "regulator-fixed";
  55. regulator-name = "vreg_s4a_1p8";
  56. regulator-min-microvolt = <1800000>;
  57. regulator-max-microvolt = <1800000>;
  58. regulator-always-on;
  59. regulator-boot-on;
  60. vin-supply = <&vph_pwr>;
  61. };
  62. reserved-memory {
  63. mpss_mem: memory@8dc00000 {
  64. reg = <0x0 0x8dc00000 0x0 0x9600000>;
  65. no-map;
  66. };
  67. venus_mem: memory@97200000 {
  68. reg = <0x0 0x97200000 0x0 0x500000>;
  69. no-map;
  70. };
  71. slpi_mem: memory@97700000 {
  72. reg = <0x0 0x97700000 0x0 0x1400000>;
  73. no-map;
  74. };
  75. ipa_fw_mem: memory@98b00000 {
  76. reg = <0x0 0x98b00000 0x0 0x10000>;
  77. no-map;
  78. };
  79. ipa_gsi_mem: memory@98b10000 {
  80. reg = <0x0 0x98b10000 0x0 0x5000>;
  81. no-map;
  82. };
  83. gpu_mem: memory@98b15000 {
  84. reg = <0x0 0x98b15000 0x0 0x2000>;
  85. no-map;
  86. };
  87. spss_mem: memory@98c00000 {
  88. reg = <0x0 0x98c00000 0x0 0x100000>;
  89. no-map;
  90. };
  91. cdsp_mem: memory@98d00000 {
  92. reg = <0x0 0x98d00000 0x0 0x1400000>;
  93. no-map;
  94. };
  95. cont_splash_mem: memory@9c000000 {
  96. reg = <0x0 0x9c000000 0x0 0x2400000>;
  97. no-map;
  98. };
  99. cdsp_sec_mem: memory@a4c00000 {
  100. reg = <0x0 0xa4c00000 0x0 0x3c00000>;
  101. no-map;
  102. };
  103. ramoops@ffc00000 {
  104. compatible = "ramoops";
  105. reg = <0x0 0xffc00000 0x0 0x100000>;
  106. record-size = <0x1000>;
  107. console-size = <0x40000>;
  108. pmsg-size = <0x20000>;
  109. ecc-size = <16>;
  110. no-map;
  111. };
  112. };
  113. };
  114. &adsp_mem {
  115. reg = <0x0 0x8be00000 0x0 0x1e00000>;
  116. };
  117. &apps_rsc {
  118. pm8150-rpmh-regulators {
  119. compatible = "qcom,pm8150-rpmh-regulators";
  120. qcom,pmic-id = "a";
  121. vdd-s1-supply = <&vph_pwr>;
  122. vdd-s2-supply = <&vph_pwr>;
  123. vdd-s3-supply = <&vph_pwr>;
  124. vdd-s4-supply = <&vph_pwr>;
  125. vdd-s5-supply = <&vph_pwr>;
  126. vdd-s6-supply = <&vph_pwr>;
  127. vdd-s7-supply = <&vph_pwr>;
  128. vdd-s8-supply = <&vph_pwr>;
  129. vdd-s9-supply = <&vph_pwr>;
  130. vdd-s10-supply = <&vph_pwr>;
  131. vdd-l1-l8-l11-supply = <&vreg_s6a_0p9>;
  132. vdd-l2-l10-supply = <&vreg_bob>;
  133. vdd-l3-l4-l5-l18-supply = <&vreg_s6a_0p9>;
  134. vdd-l6-l9-supply = <&vreg_s8c_1p3>;
  135. vdd-l7-l12-l14-l15-supply = <&vreg_s5a_1p9>;
  136. vdd-l13-l16-l17-supply = <&vreg_bob>;
  137. vreg_s2a_0p6: smps2 {
  138. regulator-min-microvolt = <600000>;
  139. regulator-max-microvolt = <600000>;
  140. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  141. };
  142. vreg_s5a_1p9: smps5 {
  143. regulator-min-microvolt = <1904000>;
  144. regulator-max-microvolt = <2040000>;
  145. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  146. };
  147. vreg_s6a_0p9: smps6 {
  148. regulator-min-microvolt = <920000>;
  149. regulator-max-microvolt = <1128000>;
  150. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  151. };
  152. vreg_l1a_0p75: ldo1 {
  153. regulator-min-microvolt = <752000>;
  154. regulator-max-microvolt = <752000>;
  155. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  156. };
  157. vreg_l2a_3p1: ldo2 {
  158. regulator-min-microvolt = <3072000>;
  159. regulator-max-microvolt = <3072000>;
  160. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  161. };
  162. vreg_l3a_0p8: ldo3 {
  163. regulator-min-microvolt = <480000>;
  164. regulator-max-microvolt = <932000>;
  165. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  166. };
  167. vreg_l5a_0p875: ldo5 {
  168. regulator-min-microvolt = <880000>;
  169. regulator-max-microvolt = <880000>;
  170. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  171. };
  172. vreg_l6a_1p2: ldo6 {
  173. regulator-min-microvolt = <1200000>;
  174. regulator-max-microvolt = <1200000>;
  175. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  176. };
  177. vreg_l7a_1p8: ldo7 {
  178. regulator-min-microvolt = <1800000>;
  179. regulator-max-microvolt = <1800000>;
  180. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  181. };
  182. vreg_l9a_1p2: ldo9 {
  183. regulator-min-microvolt = <1200000>;
  184. regulator-max-microvolt = <1200000>;
  185. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  186. };
  187. vreg_l10a_2p5: ldo10 {
  188. regulator-min-microvolt = <2504000>;
  189. regulator-max-microvolt = <2960000>;
  190. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  191. };
  192. vreg_l11a_0p8: ldo11 {
  193. regulator-min-microvolt = <800000>;
  194. regulator-max-microvolt = <800000>;
  195. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  196. };
  197. vreg_l12a_1p8: ldo12 {
  198. regulator-min-microvolt = <1800000>;
  199. regulator-max-microvolt = <1800000>;
  200. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  201. };
  202. /* L13 is unused. */
  203. vreg_l14a_1p8: ldo14 {
  204. regulator-min-microvolt = <1800000>;
  205. regulator-max-microvolt = <1800000>;
  206. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  207. };
  208. vreg_l15a_1p7: ldo15 {
  209. regulator-min-microvolt = <1704000>;
  210. regulator-max-microvolt = <1704000>;
  211. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  212. };
  213. vreg_l16a_2p7: ldo16 {
  214. regulator-min-microvolt = <2704000>;
  215. regulator-max-microvolt = <2960000>;
  216. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  217. };
  218. vreg_l17a_3p0: ldo17 {
  219. regulator-min-microvolt = <2856000>;
  220. regulator-max-microvolt = <3008000>;
  221. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  222. };
  223. vreg_l18a_0p8: ldo18 {
  224. regulator-min-microvolt = <880000>;
  225. regulator-max-microvolt = <912000>;
  226. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  227. };
  228. };
  229. pm8150l-rpmh-regulators {
  230. compatible = "qcom,pm8150l-rpmh-regulators";
  231. qcom,pmic-id = "c";
  232. vdd-s1-supply = <&vph_pwr>;
  233. vdd-s2-supply = <&vph_pwr>;
  234. vdd-s3-supply = <&vph_pwr>;
  235. vdd-s4-supply = <&vph_pwr>;
  236. vdd-s5-supply = <&vph_pwr>;
  237. vdd-s6-supply = <&vph_pwr>;
  238. vdd-s7-supply = <&vph_pwr>;
  239. vdd-s8-supply = <&vph_pwr>;
  240. vdd-l1-l8-supply = <&vreg_s4a_1p8>;
  241. vdd-l2-l3-supply = <&vreg_s8c_1p3>;
  242. vdd-l4-l5-l6-supply = <&vreg_bob>;
  243. vdd-l7-l11-supply = <&vreg_bob>;
  244. vdd-l9-l10-supply = <&vreg_bob>;
  245. vdd-bob-supply = <&vph_pwr>;
  246. vdd-flash-supply = <&vreg_bob>;
  247. vdd-rgb-supply = <&vreg_bob>;
  248. vreg_bob: bob {
  249. regulator-min-microvolt = <3350000>;
  250. regulator-max-microvolt = <4000000>;
  251. regulator-initial-mode = <RPMH_REGULATOR_MODE_AUTO>;
  252. regulator-allow-bypass;
  253. };
  254. vreg_s1c_1p1: smps1 {
  255. regulator-min-microvolt = <1128000>;
  256. regulator-max-microvolt = <1128000>;
  257. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  258. };
  259. vreg_s8c_1p3: smps8 {
  260. regulator-min-microvolt = <1352000>;
  261. regulator-max-microvolt = <1352000>;
  262. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  263. };
  264. vreg_l1c_1p8: ldo1 {
  265. regulator-min-microvolt = <1800000>;
  266. regulator-max-microvolt = <1800000>;
  267. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  268. };
  269. vreg_l2c_1p3: ldo2 {
  270. regulator-min-microvolt = <1304000>;
  271. regulator-max-microvolt = <1304000>;
  272. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  273. };
  274. vreg_l3c_1p2: ldo3 {
  275. regulator-min-microvolt = <1200000>;
  276. regulator-max-microvolt = <1200000>;
  277. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  278. };
  279. vreg_l4c_1p8: ldo4 {
  280. regulator-min-microvolt = <1704000>;
  281. regulator-max-microvolt = <2928000>;
  282. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  283. };
  284. vreg_l5c_1p8: ldo5 {
  285. regulator-min-microvolt = <1704000>;
  286. regulator-max-microvolt = <2928000>;
  287. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  288. };
  289. vreg_l6c_2p9: ldo6 {
  290. regulator-min-microvolt = <1800000>;
  291. regulator-max-microvolt = <2960000>;
  292. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  293. regulator-allow-set-load;
  294. regulator-allowed-modes =
  295. <RPMH_REGULATOR_MODE_LPM
  296. RPMH_REGULATOR_MODE_HPM>;
  297. };
  298. vreg_l7c_3p0: ldo7 {
  299. regulator-min-microvolt = <2856000>;
  300. regulator-max-microvolt = <3104000>;
  301. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  302. };
  303. vreg_l8c_1p8: ldo8 {
  304. regulator-min-microvolt = <1800000>;
  305. regulator-max-microvolt = <1800000>;
  306. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  307. };
  308. vreg_l9c_2p9: ldo9 {
  309. regulator-min-microvolt = <2704000>;
  310. regulator-max-microvolt = <2960000>;
  311. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  312. regulator-allow-set-load;
  313. regulator-allowed-modes =
  314. <RPMH_REGULATOR_MODE_LPM
  315. RPMH_REGULATOR_MODE_HPM>;
  316. };
  317. vreg_l10c_3p3: ldo10 {
  318. regulator-min-microvolt = <3000000>;
  319. regulator-max-microvolt = <3312000>;
  320. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  321. };
  322. vreg_l11c_3p3: ldo11 {
  323. regulator-min-microvolt = <3000000>;
  324. regulator-max-microvolt = <3312000>;
  325. regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
  326. };
  327. };
  328. /* PM8009 is not present on these boards, even if downstream sources suggest so. */
  329. };
  330. &i2c4 {
  331. status = "okay";
  332. /* Qcom SMB1355 @ c */
  333. /* Qcom SMB1390 @ 10 */
  334. /* NXP PN553 NFC @ 28 */
  335. /* Qcom FSA4480 USB-C audio switch @ 43 */
  336. };
  337. &i2c7 {
  338. status = "okay";
  339. /* AMS TCS3490 RGB+IR color sensor @ 72 */
  340. };
  341. &i2c10 {
  342. status = "okay";
  343. /* Samsung touchscreen @ 48 */
  344. };
  345. &pon_pwrkey {
  346. status = "okay";
  347. };
  348. &qupv3_id_0 {
  349. status = "okay";
  350. };
  351. &qupv3_id_1 {
  352. status = "okay";
  353. };
  354. &tlmm {
  355. gpio-reserved-ranges = <126 4>;
  356. };
  357. &uart2 {
  358. status = "okay";
  359. };
  360. /* BIG WARNING! DO NOT TOUCH UFS, YOUR DEVICE WILL DIE! */
  361. &ufs_mem_hc { status = "disabled"; };
  362. &ufs_mem_phy { status = "disabled"; };
  363. &usb_1 {
  364. status = "okay";
  365. };
  366. &usb_1_dwc3 {
  367. dr_mode = "peripheral";
  368. };
  369. &usb_1_hsphy {
  370. status = "okay";
  371. vdda-pll-supply = <&vreg_l5a_0p875>;
  372. vdda33-supply = <&vreg_l2a_3p1>;
  373. vdda18-supply = <&vreg_l12a_1p8>;
  374. };
  375. &usb_1_qmpphy {
  376. status = "okay";
  377. vdda-phy-supply = <&vreg_l3c_1p2>;
  378. vdda-pll-supply = <&vreg_l18a_0p8>;
  379. };