sc7280-idp-ec-h1.dtsi 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. // SPDX-License-Identifier: BSD-3-Clause
  2. /*
  3. * sc7280 EC/H1 over SPI (common between IDP2 and CRD)
  4. *
  5. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  6. */
  7. ap_ec_spi: &spi10 {
  8. status = "okay";
  9. pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs_gpio_init_high>, <&qup_spi10_cs_gpio>;
  10. cs-gpios = <&tlmm 43 GPIO_ACTIVE_LOW>;
  11. cros_ec: ec@0 {
  12. compatible = "google,cros-ec-spi";
  13. reg = <0>;
  14. interrupt-parent = <&tlmm>;
  15. interrupts = <18 IRQ_TYPE_LEVEL_LOW>;
  16. pinctrl-names = "default";
  17. pinctrl-0 = <&ap_ec_int_l>;
  18. spi-max-frequency = <3000000>;
  19. cros_ec_pwm: pwm {
  20. compatible = "google,cros-ec-pwm";
  21. #pwm-cells = <1>;
  22. };
  23. i2c_tunnel: i2c-tunnel {
  24. compatible = "google,cros-ec-i2c-tunnel";
  25. google,remote-bus = <0>;
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. };
  29. typec {
  30. compatible = "google,cros-ec-typec";
  31. #address-cells = <1>;
  32. #size-cells = <0>;
  33. usb_c0: connector@0 {
  34. compatible = "usb-c-connector";
  35. reg = <0>;
  36. label = "left";
  37. power-role = "dual";
  38. data-role = "host";
  39. try-power-role = "source";
  40. };
  41. usb_c1: connector@1 {
  42. compatible = "usb-c-connector";
  43. reg = <1>;
  44. label = "right";
  45. power-role = "dual";
  46. data-role = "host";
  47. try-power-role = "source";
  48. };
  49. };
  50. };
  51. };
  52. #include <arm/cros-ec-keyboard.dtsi>
  53. #include <arm/cros-ec-sbs.dtsi>
  54. ap_h1_spi: &spi14 {
  55. status = "okay";
  56. pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs_gpio_init_high>, <&qup_spi14_cs_gpio>;
  57. cs-gpios = <&tlmm 59 GPIO_ACTIVE_LOW>;
  58. cr50: tpm@0 {
  59. compatible = "google,cr50";
  60. reg = <0>;
  61. pinctrl-names = "default";
  62. pinctrl-0 = <&h1_ap_int_odl>;
  63. spi-max-frequency = <800000>;
  64. interrupt-parent = <&tlmm>;
  65. interrupts = <104 IRQ_TYPE_EDGE_RISING>;
  66. };
  67. };
  68. &tlmm {
  69. ap_ec_int_l: ap-ec-int-l-pins {
  70. pins = "gpio18";
  71. function = "gpio";
  72. input-enable;
  73. bias-pull-up;
  74. };
  75. h1_ap_int_odl: h1-ap-int-odl-pins {
  76. pins = "gpio104";
  77. function = "gpio";
  78. input-enable;
  79. bias-pull-up;
  80. };
  81. qup_spi10_cs_gpio_init_high: qup-spi10-cs-gpio-init-high-pins {
  82. pins = "gpio43";
  83. output-high;
  84. };
  85. qup_spi14_cs_gpio_init_high: qup-spi14-cs-gpio-init-high-pins {
  86. pins = "gpio59";
  87. output-high;
  88. };
  89. };