tegra210-p2180.dtsi 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <dt-bindings/mfd/max77620.h>
  3. #include "tegra210.dtsi"
  4. / {
  5. model = "NVIDIA Jetson TX1";
  6. compatible = "nvidia,p2180", "nvidia,tegra210";
  7. aliases {
  8. rtc0 = "/i2c@7000d000/pmic@3c";
  9. rtc1 = "/rtc@7000e000";
  10. serial0 = &uarta;
  11. };
  12. chosen {
  13. stdout-path = "serial0:115200n8";
  14. };
  15. memory@80000000 {
  16. device_type = "memory";
  17. reg = <0x0 0x80000000 0x1 0x0>;
  18. };
  19. gpu@57000000 {
  20. vdd-supply = <&vdd_gpu>;
  21. };
  22. /* debug port */
  23. serial@70006000 {
  24. status = "okay";
  25. };
  26. i2c@7000d000 {
  27. status = "okay";
  28. clock-frequency = <400000>;
  29. pmic: pmic@3c {
  30. compatible = "maxim,max77620";
  31. reg = <0x3c>;
  32. interrupt-parent = <&tegra_pmc>;
  33. interrupts = <51 IRQ_TYPE_LEVEL_LOW>;
  34. #interrupt-cells = <2>;
  35. interrupt-controller;
  36. #gpio-cells = <2>;
  37. gpio-controller;
  38. pinctrl-names = "default";
  39. pinctrl-0 = <&max77620_default>;
  40. max77620_default: pinmux {
  41. gpio0 {
  42. pins = "gpio0";
  43. function = "gpio";
  44. };
  45. gpio1 {
  46. pins = "gpio1";
  47. function = "fps-out";
  48. drive-push-pull = <1>;
  49. maxim,active-fps-source = <MAX77620_FPS_SRC_0>;
  50. maxim,active-fps-power-up-slot = <7>;
  51. maxim,active-fps-power-down-slot = <0>;
  52. };
  53. gpio2_3 {
  54. pins = "gpio2", "gpio3";
  55. function = "fps-out";
  56. drive-open-drain = <1>;
  57. maxim,active-fps-source = <MAX77620_FPS_SRC_0>;
  58. };
  59. gpio4 {
  60. pins = "gpio4";
  61. function = "32k-out1";
  62. };
  63. gpio5_6_7 {
  64. pins = "gpio5", "gpio6", "gpio7";
  65. function = "gpio";
  66. drive-push-pull = <1>;
  67. };
  68. };
  69. fps {
  70. fps0 {
  71. maxim,fps-event-source = <MAX77620_FPS_EVENT_SRC_EN0>;
  72. maxim,suspend-fps-time-period-us = <1280>;
  73. };
  74. fps1 {
  75. maxim,fps-event-source = <MAX77620_FPS_EVENT_SRC_EN1>;
  76. maxim,suspend-fps-time-period-us = <1280>;
  77. };
  78. fps2 {
  79. maxim,fps-event-source = <MAX77620_FPS_EVENT_SRC_EN0>;
  80. };
  81. };
  82. regulators {
  83. in-ldo0-1-supply = <&vdd_pre>;
  84. in-ldo7-8-supply = <&vdd_pre>;
  85. in-sd3-supply = <&vdd_5v0_sys>;
  86. vdd_soc: sd0 {
  87. regulator-name = "VDD_SOC";
  88. regulator-min-microvolt = <600000>;
  89. regulator-max-microvolt = <1400000>;
  90. regulator-always-on;
  91. regulator-boot-on;
  92. regulator-enable-ramp-delay = <146>;
  93. regulator-ramp-delay = <27500>;
  94. maxim,active-fps-source = <MAX77620_FPS_SRC_1>;
  95. };
  96. vdd_ddr: sd1 {
  97. regulator-name = "VDD_DDR_1V1_PMIC";
  98. regulator-always-on;
  99. regulator-boot-on;
  100. regulator-enable-ramp-delay = <130>;
  101. regulator-ramp-delay = <27500>;
  102. maxim,active-fps-source = <MAX77620_FPS_SRC_0>;
  103. };
  104. vdd_pre: sd2 {
  105. regulator-name = "VDD_PRE_REG_1V35";
  106. regulator-min-microvolt = <1350000>;
  107. regulator-max-microvolt = <1350000>;
  108. regulator-enable-ramp-delay = <176>;
  109. regulator-ramp-delay = <27500>;
  110. maxim,active-fps-source = <MAX77620_FPS_SRC_1>;
  111. };
  112. vdd_1v8: sd3 {
  113. regulator-name = "VDD_1V8";
  114. regulator-min-microvolt = <1800000>;
  115. regulator-max-microvolt = <1800000>;
  116. regulator-always-on;
  117. regulator-boot-on;
  118. regulator-enable-ramp-delay = <242>;
  119. regulator-ramp-delay = <27500>;
  120. maxim,active-fps-source = <MAX77620_FPS_SRC_0>;
  121. };
  122. vdd_sys_1v2: ldo0 {
  123. regulator-name = "AVDD_SYS_1V2";
  124. regulator-min-microvolt = <1200000>;
  125. regulator-max-microvolt = <1200000>;
  126. regulator-always-on;
  127. regulator-boot-on;
  128. regulator-enable-ramp-delay = <26>;
  129. regulator-ramp-delay = <100000>;
  130. maxim,active-fps-source = <MAX77620_FPS_SRC_NONE>;
  131. };
  132. vdd_pex_1v05: ldo1 {
  133. regulator-name = "VDD_PEX_1V05";
  134. regulator-min-microvolt = <1050000>;
  135. regulator-max-microvolt = <1050000>;
  136. regulator-enable-ramp-delay = <22>;
  137. regulator-ramp-delay = <100000>;
  138. maxim,active-fps-source = <MAX77620_FPS_SRC_1>;
  139. };
  140. vddio_sdmmc: ldo2 {
  141. regulator-name = "VDDIO_SDMMC";
  142. regulator-min-microvolt = <1800000>;
  143. regulator-max-microvolt = <3300000>;
  144. regulator-always-on;
  145. regulator-boot-on;
  146. regulator-enable-ramp-delay = <62>;
  147. regulator-ramp-delay = <100000>;
  148. maxim,active-fps-source = <MAX77620_FPS_SRC_NONE>;
  149. };
  150. vdd_cam_hv: ldo3 {
  151. regulator-name = "VDD_CAM_HV";
  152. regulator-min-microvolt = <2800000>;
  153. regulator-max-microvolt = <2800000>;
  154. regulator-enable-ramp-delay = <50>;
  155. regulator-ramp-delay = <100000>;
  156. maxim,active-fps-source = <MAX77620_FPS_SRC_NONE>;
  157. };
  158. vdd_rtc: ldo4 {
  159. regulator-name = "VDD_RTC";
  160. regulator-min-microvolt = <850000>;
  161. regulator-max-microvolt = <850000>;
  162. regulator-always-on;
  163. regulator-boot-on;
  164. regulator-enable-ramp-delay = <22>;
  165. regulator-ramp-delay = <100000>;
  166. maxim,active-fps-source = <MAX77620_FPS_SRC_0>;
  167. };
  168. vdd_ts_hv: ldo5 {
  169. regulator-name = "VDD_TS_HV";
  170. regulator-min-microvolt = <3300000>;
  171. regulator-max-microvolt = <3300000>;
  172. regulator-enable-ramp-delay = <62>;
  173. regulator-ramp-delay = <100000>;
  174. maxim,active-fps-source = <MAX77620_FPS_SRC_NONE>;
  175. };
  176. vdd_ts: ldo6 {
  177. regulator-name = "VDD_TS_1V8";
  178. regulator-min-microvolt = <1800000>;
  179. regulator-max-microvolt = <1800000>;
  180. regulator-enable-ramp-delay = <36>;
  181. regulator-ramp-delay = <100000>;
  182. maxim,active-fps-source = <MAX77620_FPS_SRC_0>;
  183. maxim,active-fps-power-up-slot = <7>;
  184. maxim,active-fps-power-down-slot = <0>;
  185. };
  186. avdd_1v05_pll: ldo7 {
  187. regulator-name = "AVDD_1V05_PLL";
  188. regulator-min-microvolt = <1050000>;
  189. regulator-max-microvolt = <1050000>;
  190. regulator-always-on;
  191. regulator-boot-on;
  192. regulator-enable-ramp-delay = <24>;
  193. regulator-ramp-delay = <100000>;
  194. maxim,active-fps-source = <MAX77620_FPS_SRC_1>;
  195. };
  196. avdd_1v05: ldo8 {
  197. regulator-name = "AVDD_SATA_HDMI_DP_1V05";
  198. regulator-min-microvolt = <1050000>;
  199. regulator-max-microvolt = <1050000>;
  200. regulator-enable-ramp-delay = <22>;
  201. regulator-ramp-delay = <100000>;
  202. maxim,active-fps-source = <MAX77620_FPS_SRC_1>;
  203. };
  204. };
  205. };
  206. };
  207. i2c@7000c500 {
  208. status = "okay";
  209. /* module ID EEPROM */
  210. eeprom@50 {
  211. compatible = "atmel,24c02";
  212. reg = <0x50>;
  213. label = "module";
  214. vcc-supply = <&vdd_1v8>;
  215. address-width = <8>;
  216. pagesize = <8>;
  217. size = <256>;
  218. read-only;
  219. };
  220. };
  221. pmc@7000e400 {
  222. nvidia,invert-interrupt;
  223. nvidia,suspend-mode = <0>;
  224. nvidia,cpu-pwr-good-time = <0>;
  225. nvidia,cpu-pwr-off-time = <0>;
  226. nvidia,core-pwr-good-time = <4587 3876>;
  227. nvidia,core-pwr-off-time = <39065>;
  228. nvidia,core-power-req-active-high;
  229. nvidia,sys-clock-req-active-high;
  230. };
  231. /* eMMC */
  232. mmc@700b0600 {
  233. status = "okay";
  234. bus-width = <8>;
  235. non-removable;
  236. vqmmc-supply = <&vdd_1v8>;
  237. };
  238. clk32k_in: clock-32k {
  239. compatible = "fixed-clock";
  240. clock-frequency = <32768>;
  241. #clock-cells = <0>;
  242. };
  243. cpus {
  244. cpu@0 {
  245. enable-method = "psci";
  246. };
  247. cpu@1 {
  248. enable-method = "psci";
  249. };
  250. cpu@2 {
  251. enable-method = "psci";
  252. };
  253. cpu@3 {
  254. enable-method = "psci";
  255. };
  256. idle-states {
  257. cpu-sleep {
  258. status = "okay";
  259. };
  260. };
  261. };
  262. psci {
  263. compatible = "arm,psci-0.2";
  264. method = "smc";
  265. };
  266. vdd_gpu: regulator-vdd-gpu {
  267. compatible = "pwm-regulator";
  268. pwms = <&pwm 1 8000>;
  269. regulator-name = "VDD_GPU";
  270. regulator-min-microvolt = <710000>;
  271. regulator-max-microvolt = <1320000>;
  272. enable-gpios = <&pmic 6 GPIO_ACTIVE_HIGH>;
  273. regulator-ramp-delay = <80>;
  274. regulator-enable-ramp-delay = <2000>;
  275. regulator-settling-time-us = <160>;
  276. };
  277. };