mt8183-kukui-krane.dtsi 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /*
  3. * Copyright 2019 Google LLC
  4. */
  5. #include "mt8183-kukui.dtsi"
  6. #include "mt8183-kukui-audio-max98357a.dtsi"
  7. / {
  8. ppvarn_lcd: ppvarn-lcd {
  9. compatible = "regulator-fixed";
  10. regulator-name = "ppvarn_lcd";
  11. pinctrl-names = "default";
  12. pinctrl-0 = <&ppvarn_lcd_en>;
  13. enable-active-high;
  14. gpio = <&pio 66 GPIO_ACTIVE_HIGH>;
  15. };
  16. ppvarp_lcd: ppvarp-lcd {
  17. compatible = "regulator-fixed";
  18. regulator-name = "ppvarp_lcd";
  19. pinctrl-names = "default";
  20. pinctrl-0 = <&ppvarp_lcd_en>;
  21. enable-active-high;
  22. gpio = <&pio 166 GPIO_ACTIVE_HIGH>;
  23. };
  24. pp1800_lcd: pp1800-lcd {
  25. compatible = "regulator-fixed";
  26. regulator-name = "pp1800_lcd";
  27. pinctrl-names = "default";
  28. pinctrl-0 = <&pp1800_lcd_en>;
  29. enable-active-high;
  30. gpio = <&pio 36 GPIO_ACTIVE_HIGH>;
  31. };
  32. };
  33. &bluetooth {
  34. firmware-name = "nvm_00440302_i2s_eu.bin";
  35. };
  36. &i2c0 {
  37. status = "okay";
  38. touchscreen4: touchscreen@5d {
  39. compatible = "hid-over-i2c";
  40. reg = <0x5d>;
  41. pinctrl-names = "default";
  42. pinctrl-0 = <&open_touch>;
  43. interrupt-parent = <&pio>;
  44. interrupts = <155 IRQ_TYPE_EDGE_FALLING>;
  45. post-power-on-delay-ms = <10>;
  46. hid-descr-addr = <0x0001>;
  47. };
  48. };
  49. &mt6358_vcama2_reg {
  50. regulator-min-microvolt = <2800000>;
  51. regulator-max-microvolt = <2800000>;
  52. };
  53. &i2c2 {
  54. pinctrl-names = "default";
  55. pinctrl-0 = <&i2c2_pins>;
  56. status = "okay";
  57. clock-frequency = <400000>;
  58. vbus-supply = <&mt6358_vcamio_reg>;
  59. eeprom@58 {
  60. compatible = "atmel,24c32";
  61. reg = <0x58>;
  62. pagesize = <32>;
  63. vcc-supply = <&mt6358_vcama2_reg>;
  64. };
  65. };
  66. &i2c4 {
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&i2c4_pins>;
  69. status = "okay";
  70. clock-frequency = <400000>;
  71. vbus-supply = <&mt6358_vcn18_reg>;
  72. eeprom@54 {
  73. compatible = "atmel,24c32";
  74. reg = <0x54>;
  75. pagesize = <32>;
  76. vcc-supply = <&mt6358_vcn18_reg>;
  77. };
  78. };
  79. &pio {
  80. /* 192 lines */
  81. gpio-line-names =
  82. "SPI_AP_EC_CS_L",
  83. "SPI_AP_EC_MOSI",
  84. "SPI_AP_EC_CLK",
  85. "I2S3_DO",
  86. "USB_PD_INT_ODL",
  87. "",
  88. "",
  89. "",
  90. "",
  91. "IT6505_HPD_L",
  92. "I2S3_TDM_D3",
  93. "SOC_I2C6_1V8_SCL",
  94. "SOC_I2C6_1V8_SDA",
  95. "DPI_D0",
  96. "DPI_D1",
  97. "DPI_D2",
  98. "DPI_D3",
  99. "DPI_D4",
  100. "DPI_D5",
  101. "DPI_D6",
  102. "DPI_D7",
  103. "DPI_D8",
  104. "DPI_D9",
  105. "DPI_D10",
  106. "DPI_D11",
  107. "DPI_HSYNC",
  108. "DPI_VSYNC",
  109. "DPI_DE",
  110. "DPI_CK",
  111. "AP_MSDC1_CLK",
  112. "AP_MSDC1_DAT3",
  113. "AP_MSDC1_CMD",
  114. "AP_MSDC1_DAT0",
  115. "AP_MSDC1_DAT2",
  116. "AP_MSDC1_DAT1",
  117. "",
  118. "",
  119. "",
  120. "",
  121. "",
  122. "",
  123. "OTG_EN",
  124. "DRVBUS",
  125. "DISP_PWM",
  126. "DSI_TE",
  127. "LCM_RST_1V8",
  128. "AP_CTS_WIFI_RTS",
  129. "AP_RTS_WIFI_CTS",
  130. "SOC_I2C5_1V8_SCL",
  131. "SOC_I2C5_1V8_SDA",
  132. "SOC_I2C3_1V8_SCL",
  133. "SOC_I2C3_1V8_SDA",
  134. "",
  135. "",
  136. "",
  137. "",
  138. "",
  139. "",
  140. "",
  141. "",
  142. "",
  143. "",
  144. "",
  145. "",
  146. "",
  147. "",
  148. "",
  149. "",
  150. "",
  151. "",
  152. "",
  153. "",
  154. "",
  155. "",
  156. "",
  157. "",
  158. "",
  159. "",
  160. "",
  161. "",
  162. "",
  163. "SOC_I2C1_1V8_SDA",
  164. "SOC_I2C0_1V8_SDA",
  165. "SOC_I2C0_1V8_SCL",
  166. "SOC_I2C1_1V8_SCL",
  167. "AP_SPI_H1_MISO",
  168. "AP_SPI_H1_CS_L",
  169. "AP_SPI_H1_MOSI",
  170. "AP_SPI_H1_CLK",
  171. "I2S5_BCK",
  172. "I2S5_LRCK",
  173. "I2S5_DO",
  174. "BOOTBLOCK_EN_L",
  175. "MT8183_KPCOL0",
  176. "SPI_AP_EC_MISO",
  177. "UART_DBG_TX_AP_RX",
  178. "UART_AP_TX_DBG_RX",
  179. "I2S2_MCK",
  180. "I2S2_BCK",
  181. "CLK_5M_WCAM",
  182. "CLK_2M_UCAM",
  183. "I2S2_LRCK",
  184. "I2S2_DI",
  185. "SOC_I2C2_1V8_SCL",
  186. "SOC_I2C2_1V8_SDA",
  187. "SOC_I2C4_1V8_SCL",
  188. "SOC_I2C4_1V8_SDA",
  189. "",
  190. "SCL8",
  191. "SDA8",
  192. "FCAM_PWDN_L",
  193. "",
  194. "",
  195. "",
  196. "",
  197. "",
  198. "",
  199. "",
  200. "",
  201. "",
  202. "",
  203. "",
  204. "",
  205. "",
  206. "",
  207. "",
  208. "",
  209. "",
  210. "",
  211. "",
  212. "",
  213. "",
  214. "",
  215. "",
  216. "",
  217. "",
  218. "I2S_PMIC",
  219. "I2S_PMIC",
  220. "I2S_PMIC",
  221. "I2S_PMIC",
  222. "I2S_PMIC",
  223. "I2S_PMIC",
  224. "I2S_PMIC",
  225. "I2S_PMIC",
  226. "",
  227. "",
  228. "",
  229. "",
  230. "",
  231. "",
  232. /*
  233. * AP_FLASH_WP_L is crossystem ABI. Rev1 schematics
  234. * call it BIOS_FLASH_WP_R_L.
  235. */
  236. "AP_FLASH_WP_L",
  237. "EC_AP_INT_ODL",
  238. "IT6505_INT_ODL",
  239. "H1_INT_OD_L",
  240. "",
  241. "",
  242. "",
  243. "",
  244. "",
  245. "",
  246. "",
  247. "AP_SPI_FLASH_MISO",
  248. "AP_SPI_FLASH_CS_L",
  249. "AP_SPI_FLASH_MOSI",
  250. "AP_SPI_FLASH_CLK",
  251. "DA7219_IRQ",
  252. "",
  253. "",
  254. "",
  255. "",
  256. "",
  257. "",
  258. "",
  259. "",
  260. "",
  261. "",
  262. "",
  263. "",
  264. "",
  265. "",
  266. "",
  267. "",
  268. "",
  269. "",
  270. "",
  271. "",
  272. "",
  273. "",
  274. "",
  275. "",
  276. "",
  277. "";
  278. ppvarp_lcd_en: ppvarp-lcd-en {
  279. pins1 {
  280. pinmux = <PINMUX_GPIO66__FUNC_GPIO66>;
  281. output-low;
  282. };
  283. };
  284. ppvarn_lcd_en: ppvarn-lcd-en {
  285. pins1 {
  286. pinmux = <PINMUX_GPIO166__FUNC_GPIO166>;
  287. output-low;
  288. };
  289. };
  290. pp1800_lcd_en: pp1800-lcd-en {
  291. pins1 {
  292. pinmux = <PINMUX_GPIO36__FUNC_GPIO36>;
  293. output-low;
  294. };
  295. };
  296. open_touch: open_touch {
  297. irq_pin {
  298. pinmux = <PINMUX_GPIO155__FUNC_GPIO155>;
  299. input-enable;
  300. bias-pull-up;
  301. };
  302. rst_pin {
  303. pinmux = <PINMUX_GPIO156__FUNC_GPIO156>;
  304. /*
  305. * The pen driver doesn't currently support driving
  306. * this reset line. By specifying output-high here
  307. * we're relying on the fact that this pin has a default
  308. * pulldown at boot (which makes sure the pen was in
  309. * reset if it was powered) and then we set it high here
  310. * to take it out of reset. Better would be if the pen
  311. * driver could control this and we could remove
  312. * "output-high" here.
  313. */
  314. output-high;
  315. };
  316. };
  317. };
  318. &qca_wifi {
  319. qcom,ath10k-calibration-variant = "LE_Krane";
  320. };
  321. &sound {
  322. compatible = "mediatek,mt8183_mt6358_ts3a227_max98357";
  323. };