mt7986b-rfb.dts 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /*
  3. * Copyright (C) 2021 MediaTek Inc.
  4. * Author: Sam.Shih <[email protected]>
  5. */
  6. /dts-v1/;
  7. #include "mt7986b.dtsi"
  8. / {
  9. model = "MediaTek MT7986b RFB";
  10. compatible = "mediatek,mt7986b-rfb";
  11. aliases {
  12. serial0 = &uart0;
  13. };
  14. chosen {
  15. stdout-path = "serial0:115200n8";
  16. };
  17. memory@40000000 {
  18. device_type = "memory";
  19. reg = <0 0x40000000 0 0x40000000>;
  20. };
  21. };
  22. &uart0 {
  23. status = "okay";
  24. };
  25. &eth {
  26. status = "okay";
  27. gmac0: mac@0 {
  28. compatible = "mediatek,eth-mac";
  29. reg = <0>;
  30. phy-mode = "2500base-x";
  31. fixed-link {
  32. speed = <2500>;
  33. full-duplex;
  34. pause;
  35. };
  36. };
  37. mdio: mdio-bus {
  38. #address-cells = <1>;
  39. #size-cells = <0>;
  40. switch@0 {
  41. compatible = "mediatek,mt7531";
  42. reg = <31>;
  43. reset-gpios = <&pio 5 0>;
  44. ports {
  45. #address-cells = <1>;
  46. #size-cells = <0>;
  47. port@0 {
  48. reg = <0>;
  49. label = "lan0";
  50. };
  51. port@1 {
  52. reg = <1>;
  53. label = "lan1";
  54. };
  55. port@2 {
  56. reg = <2>;
  57. label = "lan2";
  58. };
  59. port@3 {
  60. reg = <3>;
  61. label = "lan3";
  62. };
  63. port@4 {
  64. reg = <4>;
  65. label = "lan4";
  66. };
  67. port@6 {
  68. reg = <6>;
  69. label = "cpu";
  70. ethernet = <&gmac0>;
  71. phy-mode = "2500base-x";
  72. fixed-link {
  73. speed = <2500>;
  74. full-duplex;
  75. pause;
  76. };
  77. };
  78. };
  79. };
  80. };
  81. };
  82. &wifi {
  83. status = "okay";
  84. pinctrl-names = "default", "dbdc";
  85. pinctrl-0 = <&wf_2g_5g_pins>;
  86. pinctrl-1 = <&wf_dbdc_pins>;
  87. };
  88. &pio {
  89. wf_2g_5g_pins: wf-2g-5g-pins {
  90. mux {
  91. function = "wifi";
  92. groups = "wf_2g", "wf_5g";
  93. };
  94. conf {
  95. pins = "WF0_HB1", "WF0_HB2", "WF0_HB3", "WF0_HB4",
  96. "WF0_HB0", "WF0_HB0_B", "WF0_HB5", "WF0_HB6",
  97. "WF0_HB7", "WF0_HB8", "WF0_HB9", "WF0_HB10",
  98. "WF0_TOP_CLK", "WF0_TOP_DATA", "WF1_HB1",
  99. "WF1_HB2", "WF1_HB3", "WF1_HB4", "WF1_HB0",
  100. "WF1_HB5", "WF1_HB6", "WF1_HB7", "WF1_HB8",
  101. "WF1_TOP_CLK", "WF1_TOP_DATA";
  102. drive-strength = <4>;
  103. };
  104. };
  105. wf_dbdc_pins: wf-dbdc-pins {
  106. mux {
  107. function = "wifi";
  108. groups = "wf_dbdc";
  109. };
  110. conf {
  111. pins = "WF0_HB1", "WF0_HB2", "WF0_HB3", "WF0_HB4",
  112. "WF0_HB0", "WF0_HB0_B", "WF0_HB5", "WF0_HB6",
  113. "WF0_HB7", "WF0_HB8", "WF0_HB9", "WF0_HB10",
  114. "WF0_TOP_CLK", "WF0_TOP_DATA";
  115. drive-strength = <4>;
  116. };
  117. };
  118. };