mt6797-x20-dev.dts 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for MediaTek X20 Development Board
  4. *
  5. * Copyright (C) 2018, Linaro Ltd.
  6. *
  7. */
  8. /dts-v1/;
  9. #include "mt6797.dtsi"
  10. / {
  11. model = "Mediatek X20 Development Board";
  12. compatible = "archermind,mt6797-x20-dev", "mediatek,mt6797";
  13. aliases {
  14. serial0 = &uart1;
  15. };
  16. memory@40000000 {
  17. device_type = "memory";
  18. reg = <0 0x40000000 0 0x80000000>;
  19. };
  20. chosen {
  21. stdout-path = "serial0:115200n8";
  22. };
  23. };
  24. /* HDMI */
  25. &i2c1 {
  26. pinctrl-names = "default";
  27. pinctrl-0 = <&i2c1_pins_a>;
  28. status = "okay";
  29. };
  30. /* HS - I2C2 */
  31. &i2c2 {
  32. pinctrl-names = "default";
  33. pinctrl-0 = <&i2c2_pins_a>;
  34. status = "okay";
  35. };
  36. /* HS - I2C3 */
  37. &i2c3 {
  38. pinctrl-names = "default";
  39. pinctrl-0 = <&i2c3_pins_a>;
  40. status = "okay";
  41. };
  42. /* LS - I2C0 */
  43. &i2c4 {
  44. pinctrl-names = "default";
  45. pinctrl-0 = <&i2c4_pins_a>;
  46. status = "okay";
  47. };
  48. /* LS - I2C1 */
  49. &i2c5 {
  50. pinctrl-names = "default";
  51. pinctrl-0 = <&i2c5_pins_a>;
  52. status = "okay";
  53. };
  54. /* POWER_VPROC */
  55. &i2c6 {
  56. pinctrl-names = "default";
  57. pinctrl-0 = <&i2c6_pins_a>;
  58. status = "okay";
  59. };
  60. /* FAN53555 */
  61. &i2c7 {
  62. pinctrl-names = "default";
  63. pinctrl-0 = <&i2c7_pins_a>;
  64. status = "okay";
  65. };
  66. &uart1 {
  67. status = "okay";
  68. pinctrl-names = "default";
  69. pinctrl-0 = <&uart1_pins_a>;
  70. };