imx8dxl-ss-adma.dtsi 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2019~2020, 2022 NXP
  4. */
  5. &audio_ipg_clk {
  6. clock-frequency = <160000000>;
  7. };
  8. &dma_ipg_clk {
  9. clock-frequency = <160000000>;
  10. };
  11. &i2c0 {
  12. compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
  13. interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
  14. };
  15. &i2c1 {
  16. compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
  17. interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
  18. };
  19. &i2c2 {
  20. compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
  21. interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
  22. };
  23. &i2c3 {
  24. compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
  25. interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
  26. };
  27. &lpuart0 {
  28. compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
  29. interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
  30. };
  31. &lpuart1 {
  32. compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
  33. interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
  34. };
  35. &lpuart2 {
  36. compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
  37. interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>;
  38. };
  39. &lpuart3 {
  40. compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
  41. interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
  42. };