fsl-ls208xa-rdb.dtsi 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree file for Freescale LS2080A RDB Board.
  4. *
  5. * Copyright 2016 Freescale Semiconductor, Inc.
  6. * Copyright 2017-2020 NXP
  7. *
  8. * Abhimanyu Saini <[email protected]>
  9. *
  10. */
  11. &esdhc {
  12. status = "okay";
  13. };
  14. &ifc {
  15. status = "okay";
  16. #address-cells = <2>;
  17. #size-cells = <1>;
  18. ranges = <0x0 0x0 0x5 0x80000000 0x08000000
  19. 0x2 0x0 0x5 0x30000000 0x00010000
  20. 0x3 0x0 0x5 0x20000000 0x00010000>;
  21. nor@0,0 {
  22. #address-cells = <1>;
  23. #size-cells = <1>;
  24. compatible = "cfi-flash";
  25. reg = <0x0 0x0 0x8000000>;
  26. bank-width = <2>;
  27. device-width = <1>;
  28. };
  29. nand@2,0 {
  30. compatible = "fsl,ifc-nand";
  31. reg = <0x2 0x0 0x10000>;
  32. };
  33. cpld@3,0 {
  34. reg = <0x3 0x0 0x10000>;
  35. compatible = "fsl,ls2080aqds-fpga", "fsl,fpga-qixis";
  36. };
  37. };
  38. &i2c0 {
  39. status = "okay";
  40. i2c-mux@75 {
  41. compatible = "nxp,pca9547";
  42. reg = <0x75>;
  43. #address-cells = <1>;
  44. #size-cells = <0>;
  45. idle-state = <0>;
  46. i2c@1 {
  47. #address-cells = <1>;
  48. #size-cells = <0>;
  49. reg = <0x01>;
  50. rtc@68 {
  51. compatible = "dallas,ds3232";
  52. reg = <0x68>;
  53. /* IRQ_RTC_B -> IRQ06, active low */
  54. interrupts-extended = <&extirq 6 IRQ_TYPE_LEVEL_LOW>;
  55. };
  56. };
  57. i2c@2 {
  58. #address-cells = <1>;
  59. #size-cells = <0>;
  60. reg = <0x02>;
  61. ina220@40 {
  62. compatible = "ti,ina220";
  63. reg = <0x40>;
  64. shunt-resistor = <500>;
  65. };
  66. };
  67. i2c@3 {
  68. #address-cells = <1>;
  69. #size-cells = <0>;
  70. reg = <0x3>;
  71. adt7481@4c {
  72. compatible = "adi,adt7461";
  73. reg = <0x4c>;
  74. };
  75. };
  76. };
  77. };
  78. &i2c1 {
  79. status = "disabled";
  80. };
  81. &i2c2 {
  82. status = "disabled";
  83. };
  84. &i2c3 {
  85. status = "disabled";
  86. };
  87. &dspi {
  88. status = "okay";
  89. dflash0: flash@0 {
  90. #address-cells = <1>;
  91. #size-cells = <1>;
  92. compatible = "st,m25p80";
  93. spi-max-frequency = <3000000>;
  94. reg = <0>;
  95. };
  96. };
  97. &qspi {
  98. status = "okay";
  99. s25fs512s0: flash@0 {
  100. #address-cells = <1>;
  101. #size-cells = <1>;
  102. compatible = "jedec,spi-nor";
  103. spi-max-frequency = <50000000>;
  104. reg = <0>;
  105. };
  106. };
  107. &sata0 {
  108. status = "okay";
  109. };
  110. &sata1 {
  111. status = "okay";
  112. };
  113. &usb0 {
  114. status = "okay";
  115. };
  116. &usb1 {
  117. status = "okay";
  118. };