fsl-ls1028a-rdb.dts 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree file for NXP LS1028A RDB Board.
  4. *
  5. * Copyright 2018-2021 NXP
  6. *
  7. * Harninder Rai <[email protected]>
  8. *
  9. */
  10. /dts-v1/;
  11. #include "fsl-ls1028a.dtsi"
  12. / {
  13. model = "LS1028A RDB Board";
  14. compatible = "fsl,ls1028a-rdb", "fsl,ls1028a";
  15. aliases {
  16. crypto = &crypto;
  17. serial0 = &duart0;
  18. serial1 = &duart1;
  19. mmc0 = &esdhc;
  20. mmc1 = &esdhc1;
  21. rtc1 = &ftm_alarm1;
  22. spi0 = &fspi;
  23. ethernet0 = &enetc_port0;
  24. ethernet1 = &enetc_port2;
  25. ethernet2 = &mscc_felix_port0;
  26. ethernet3 = &mscc_felix_port1;
  27. ethernet4 = &mscc_felix_port2;
  28. ethernet5 = &mscc_felix_port3;
  29. ethernet6 = &mscc_felix_port4;
  30. ethernet7 = &mscc_felix_port5;
  31. ethernet8 = &enetc_port3;
  32. };
  33. chosen {
  34. stdout-path = "serial0:115200n8";
  35. };
  36. memory@80000000 {
  37. device_type = "memory";
  38. reg = <0x0 0x80000000 0x1 0x0000000>;
  39. };
  40. sys_mclk: clock-mclk {
  41. compatible = "fixed-clock";
  42. #clock-cells = <0>;
  43. clock-frequency = <25000000>;
  44. };
  45. reg_1p8v: regulator-1p8v {
  46. compatible = "regulator-fixed";
  47. regulator-name = "1P8V";
  48. regulator-min-microvolt = <1800000>;
  49. regulator-max-microvolt = <1800000>;
  50. regulator-always-on;
  51. };
  52. sb_3v3: regulator-sb3v3 {
  53. compatible = "regulator-fixed";
  54. regulator-name = "3v3_vbus";
  55. regulator-min-microvolt = <3300000>;
  56. regulator-max-microvolt = <3300000>;
  57. regulator-boot-on;
  58. regulator-always-on;
  59. };
  60. sound {
  61. compatible = "simple-audio-card";
  62. simple-audio-card,format = "i2s";
  63. simple-audio-card,widgets =
  64. "Microphone", "Microphone Jack",
  65. "Headphone", "Headphone Jack",
  66. "Speaker", "Speaker Ext",
  67. "Line", "Line In Jack";
  68. simple-audio-card,routing =
  69. "MIC_IN", "Microphone Jack",
  70. "Microphone Jack", "Mic Bias",
  71. "LINE_IN", "Line In Jack",
  72. "Headphone Jack", "HP_OUT",
  73. "Speaker Ext", "LINE_OUT";
  74. simple-audio-card,cpu {
  75. sound-dai = <&sai4>;
  76. frame-master;
  77. bitclock-master;
  78. };
  79. simple-audio-card,codec {
  80. sound-dai = <&sgtl5000>;
  81. frame-master;
  82. bitclock-master;
  83. system-clock-frequency = <25000000>;
  84. };
  85. };
  86. };
  87. &can0 {
  88. status = "okay";
  89. can-transceiver {
  90. max-bitrate = <5000000>;
  91. };
  92. };
  93. &can1 {
  94. status = "okay";
  95. can-transceiver {
  96. max-bitrate = <5000000>;
  97. };
  98. };
  99. &duart0 {
  100. status = "okay";
  101. };
  102. &duart1 {
  103. status = "okay";
  104. };
  105. &enetc_mdio_pf3 {
  106. sgmii_phy0: ethernet-phy@2 {
  107. reg = <0x2>;
  108. };
  109. /* VSC8514 QSGMII quad PHY */
  110. qsgmii_phy0: ethernet-phy@10 {
  111. reg = <0x10>;
  112. };
  113. qsgmii_phy1: ethernet-phy@11 {
  114. reg = <0x11>;
  115. };
  116. qsgmii_phy2: ethernet-phy@12 {
  117. reg = <0x12>;
  118. };
  119. qsgmii_phy3: ethernet-phy@13 {
  120. reg = <0x13>;
  121. };
  122. };
  123. &enetc_port0 {
  124. phy-handle = <&sgmii_phy0>;
  125. phy-mode = "sgmii";
  126. managed = "in-band-status";
  127. status = "okay";
  128. };
  129. &enetc_port2 {
  130. status = "okay";
  131. };
  132. &enetc_port3 {
  133. status = "okay";
  134. };
  135. &esdhc {
  136. sd-uhs-sdr104;
  137. sd-uhs-sdr50;
  138. sd-uhs-sdr25;
  139. sd-uhs-sdr12;
  140. status = "okay";
  141. };
  142. &esdhc1 {
  143. mmc-hs200-1_8v;
  144. mmc-hs400-1_8v;
  145. bus-width = <8>;
  146. status = "okay";
  147. };
  148. &fspi {
  149. status = "okay";
  150. mt35xu02g0: flash@0 {
  151. compatible = "jedec,spi-nor";
  152. #address-cells = <1>;
  153. #size-cells = <1>;
  154. spi-max-frequency = <50000000>;
  155. /* The following setting enables 1-1-8 (CMD-ADDR-DATA) mode */
  156. spi-rx-bus-width = <8>; /* 8 SPI Rx lines */
  157. spi-tx-bus-width = <1>; /* 1 SPI Tx line */
  158. reg = <0>;
  159. };
  160. };
  161. &ftm_alarm1 {
  162. status = "okay";
  163. };
  164. &i2c0 {
  165. status = "okay";
  166. i2c-mux@77 {
  167. compatible = "nxp,pca9847";
  168. reg = <0x77>;
  169. #address-cells = <1>;
  170. #size-cells = <0>;
  171. i2c@1 {
  172. #address-cells = <1>;
  173. #size-cells = <0>;
  174. reg = <0x1>;
  175. sgtl5000: audio-codec@a {
  176. #sound-dai-cells = <0>;
  177. compatible = "fsl,sgtl5000";
  178. reg = <0xa>;
  179. VDDA-supply = <&reg_1p8v>;
  180. VDDIO-supply = <&reg_1p8v>;
  181. clocks = <&sys_mclk>;
  182. sclk-strength = <3>;
  183. };
  184. };
  185. i2c@2 {
  186. #address-cells = <1>;
  187. #size-cells = <0>;
  188. reg = <0x02>;
  189. current-monitor@40 {
  190. compatible = "ti,ina220";
  191. reg = <0x40>;
  192. shunt-resistor = <500>;
  193. };
  194. };
  195. i2c@3 {
  196. #address-cells = <1>;
  197. #size-cells = <0>;
  198. reg = <0x3>;
  199. temperature-sensor@4c {
  200. compatible = "nxp,sa56004";
  201. reg = <0x4c>;
  202. vcc-supply = <&sb_3v3>;
  203. };
  204. rtc@51 {
  205. compatible = "nxp,pcf2129";
  206. reg = <0x51>;
  207. };
  208. };
  209. };
  210. };
  211. &mscc_felix {
  212. status = "okay";
  213. };
  214. &mscc_felix_port0 {
  215. label = "swp0";
  216. managed = "in-band-status";
  217. phy-handle = <&qsgmii_phy0>;
  218. phy-mode = "qsgmii";
  219. status = "okay";
  220. };
  221. &mscc_felix_port1 {
  222. label = "swp1";
  223. managed = "in-band-status";
  224. phy-handle = <&qsgmii_phy1>;
  225. phy-mode = "qsgmii";
  226. status = "okay";
  227. };
  228. &mscc_felix_port2 {
  229. label = "swp2";
  230. managed = "in-band-status";
  231. phy-handle = <&qsgmii_phy2>;
  232. phy-mode = "qsgmii";
  233. status = "okay";
  234. };
  235. &mscc_felix_port3 {
  236. label = "swp3";
  237. managed = "in-band-status";
  238. phy-handle = <&qsgmii_phy3>;
  239. phy-mode = "qsgmii";
  240. status = "okay";
  241. };
  242. &mscc_felix_port4 {
  243. status = "okay";
  244. };
  245. &mscc_felix_port5 {
  246. status = "okay";
  247. };
  248. &optee {
  249. status = "okay";
  250. };
  251. &pwm0 {
  252. status = "okay";
  253. };
  254. &sai4 {
  255. status = "okay";
  256. };
  257. &sata {
  258. status = "okay";
  259. };
  260. &usb0 {
  261. dr_mode = "host";
  262. status = "okay";
  263. };
  264. &usb1 {
  265. status = "okay";
  266. };