123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392 |
- // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
- /*
- * Device Tree file for NXP LS1028A QDS Board.
- *
- * Copyright 2018 NXP
- *
- * Harninder Rai <[email protected]>
- *
- */
- /dts-v1/;
- #include "fsl-ls1028a.dtsi"
- / {
- model = "LS1028A QDS Board";
- compatible = "fsl,ls1028a-qds", "fsl,ls1028a";
- aliases {
- crypto = &crypto;
- gpio0 = &gpio1;
- gpio1 = &gpio2;
- gpio2 = &gpio3;
- serial0 = &duart0;
- serial1 = &duart1;
- mmc0 = &esdhc;
- mmc1 = &esdhc1;
- rtc1 = &ftm_alarm1;
- };
- chosen {
- stdout-path = "serial0:115200n8";
- };
- memory@80000000 {
- device_type = "memory";
- reg = <0x0 0x80000000 0x1 0x00000000>;
- };
- sys_mclk: clock-mclk {
- compatible = "fixed-clock";
- #clock-cells = <0>;
- clock-frequency = <25000000>;
- };
- reg_1p8v: regulator-1p8v {
- compatible = "regulator-fixed";
- regulator-name = "1P8V";
- regulator-min-microvolt = <1800000>;
- regulator-max-microvolt = <1800000>;
- regulator-always-on;
- };
- sb_3v3: regulator-sb3v3 {
- compatible = "regulator-fixed";
- regulator-name = "3v3_vbus";
- regulator-min-microvolt = <3300000>;
- regulator-max-microvolt = <3300000>;
- regulator-boot-on;
- regulator-always-on;
- };
- sound {
- compatible = "simple-audio-card";
- simple-audio-card,format = "i2s";
- simple-audio-card,widgets =
- "Microphone", "Microphone Jack",
- "Headphone", "Headphone Jack",
- "Speaker", "Speaker Ext",
- "Line", "Line In Jack";
- simple-audio-card,routing =
- "MIC_IN", "Microphone Jack",
- "Microphone Jack", "Mic Bias",
- "LINE_IN", "Line In Jack",
- "Headphone Jack", "HP_OUT",
- "Speaker Ext", "LINE_OUT";
- simple-audio-card,cpu {
- sound-dai = <&sai1>;
- frame-master;
- bitclock-master;
- };
- simple-audio-card,codec {
- sound-dai = <&sgtl5000>;
- frame-master;
- bitclock-master;
- system-clock-frequency = <25000000>;
- };
- };
- mdio-mux {
- compatible = "mdio-mux-multiplexer";
- mux-controls = <&mux 0>;
- mdio-parent-bus = <&enetc_mdio_pf3>;
- #address-cells = <1>;
- #size-cells = <0>;
- /* on-board RGMII PHY */
- mdio@0 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0>;
- qds_phy1: ethernet-phy@5 {
- /* Atheros 8035 */
- reg = <5>;
- };
- };
- mdio_slot1: mdio@4 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <4>;
- };
- mdio_slot2: mdio@5 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <5>;
- };
- mdio_slot3: mdio@6 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <6>;
- };
- mdio_slot4: mdio@7 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <7>;
- };
- };
- };
- &can0 {
- status = "okay";
- };
- &can1 {
- status = "okay";
- };
- &dspi0 {
- bus-num = <0>;
- status = "okay";
- flash@0 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <0>;
- spi-max-frequency = <10000000>;
- };
- flash@1 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <1>;
- spi-max-frequency = <10000000>;
- };
- flash@2 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <2>;
- spi-max-frequency = <10000000>;
- };
- };
- &dspi1 {
- bus-num = <1>;
- status = "okay";
- flash@0 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <0>;
- spi-max-frequency = <10000000>;
- };
- flash@1 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <1>;
- spi-max-frequency = <10000000>;
- };
- flash@2 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <2>;
- spi-max-frequency = <10000000>;
- };
- };
- &dspi2 {
- bus-num = <2>;
- status = "okay";
- flash@0 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "jedec,spi-nor";
- spi-cpol;
- spi-cpha;
- reg = <0>;
- spi-max-frequency = <10000000>;
- };
- };
- &duart0 {
- status = "okay";
- };
- &duart1 {
- status = "okay";
- };
- &enetc_port1 {
- phy-handle = <&qds_phy1>;
- phy-mode = "rgmii-id";
- status = "okay";
- };
- &enetc_port2 {
- status = "okay";
- };
- &esdhc {
- status = "okay";
- };
- &esdhc1 {
- status = "okay";
- };
- &fspi {
- status = "okay";
- mt35xu02g0: flash@0 {
- compatible = "jedec,spi-nor";
- #address-cells = <1>;
- #size-cells = <1>;
- spi-max-frequency = <50000000>;
- /* The following setting enables 1-1-8 (CMD-ADDR-DATA) mode */
- spi-rx-bus-width = <8>; /* 8 SPI Rx lines */
- spi-tx-bus-width = <1>; /* 1 SPI Tx line */
- reg = <0>;
- };
- };
- &ftm_alarm1 {
- status = "okay";
- };
- &i2c0 {
- status = "okay";
- i2c-mux@77 {
- compatible = "nxp,pca9547";
- reg = <0x77>;
- #address-cells = <1>;
- #size-cells = <0>;
- i2c@2 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0x2>;
- current-monitor@40 {
- compatible = "ti,ina220";
- reg = <0x40>;
- shunt-resistor = <1000>;
- };
- current-monitor@41 {
- compatible = "ti,ina220";
- reg = <0x41>;
- shunt-resistor = <1000>;
- };
- };
- i2c@3 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0x3>;
- temperature-sensor@4c {
- compatible = "nxp,sa56004";
- reg = <0x4c>;
- vcc-supply = <&sb_3v3>;
- };
- eeprom@56 {
- compatible = "atmel,24c512";
- reg = <0x56>;
- };
- eeprom@57 {
- compatible = "atmel,24c512";
- reg = <0x57>;
- };
- };
- i2c@5 {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0x5>;
- sgtl5000: audio-codec@a {
- #sound-dai-cells = <0>;
- compatible = "fsl,sgtl5000";
- reg = <0xa>;
- VDDA-supply = <®_1p8v>;
- VDDIO-supply = <®_1p8v>;
- clocks = <&sys_mclk>;
- };
- };
- };
- fpga@66 {
- compatible = "fsl,ls1028aqds-fpga", "fsl,fpga-qixis-i2c",
- "simple-mfd";
- reg = <0x66>;
- mux: mux-controller {
- compatible = "reg-mux";
- #mux-control-cells = <1>;
- mux-reg-masks = <0x54 0xf0>; /* 0: reg 0x54, bits 7:4 */
- };
- };
- };
- &i2c1 {
- status = "okay";
- rtc@51 {
- compatible = "nxp,pcf2129";
- reg = <0x51>;
- };
- };
- &lpuart0 {
- status = "okay";
- };
- &lpuart1 {
- status = "okay";
- };
- &mscc_felix_port4 {
- ethernet = <&enetc_port2>;
- status = "okay";
- };
- &sai1 {
- status = "okay";
- };
- &sata {
- status = "okay";
- };
- &usb0 {
- dr_mode = "host";
- status = "okay";
- };
- &usb1 {
- dr_mode = "host";
- status = "okay";
- };
|