fsl-ls1028a-qds-65bb.dts 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree fragment for LS1028A QDS board, serdes 69xx
  4. *
  5. * Copyright 2019-2021 NXP
  6. *
  7. * Requires a LS1028A QDS board with lane B rework.
  8. * Requires a SCH-30842 card in slot 1 and a SCH-28021 card in slot 2.
  9. */
  10. /dts-v1/;
  11. /plugin/;
  12. &mdio_slot1 {
  13. #address-cells = <1>;
  14. #size-cells = <0>;
  15. slot1_sgmii: ethernet-phy@2 {
  16. /* AQR112 */
  17. reg = <0x2>;
  18. compatible = "ethernet-phy-ieee802.3-c45";
  19. };
  20. };
  21. &enetc_port0 {
  22. phy-handle = <&slot1_sgmii>;
  23. phy-mode = "2500base-x";
  24. status = "okay";
  25. };
  26. &mdio_slot2 {
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. /* 4 ports on VSC8514 */
  30. slot2_qsgmii0: ethernet-phy@8 {
  31. reg = <0x8>;
  32. };
  33. slot2_qsgmii1: ethernet-phy@9 {
  34. reg = <0x9>;
  35. };
  36. slot2_qsgmii2: ethernet-phy@a {
  37. reg = <0xa>;
  38. };
  39. slot2_qsgmii3: ethernet-phy@b {
  40. reg = <0xb>;
  41. };
  42. };
  43. &mscc_felix_ports {
  44. port@0 {
  45. status = "okay";
  46. phy-handle = <&slot2_qsgmii0>;
  47. phy-mode = "qsgmii";
  48. managed = "in-band-status";
  49. };
  50. port@1 {
  51. status = "okay";
  52. phy-handle = <&slot2_qsgmii1>;
  53. phy-mode = "qsgmii";
  54. managed = "in-band-status";
  55. };
  56. port@2 {
  57. status = "okay";
  58. phy-handle = <&slot2_qsgmii2>;
  59. phy-mode = "qsgmii";
  60. managed = "in-band-status";
  61. };
  62. port@3 {
  63. status = "okay";
  64. phy-handle = <&slot2_qsgmii3>;
  65. phy-mode = "qsgmii";
  66. managed = "in-band-status";
  67. };
  68. };
  69. &mscc_felix {
  70. status = "okay";
  71. };