fsl-ls1012a-rdb.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Device Tree file for Freescale LS1012A RDB Board.
  4. *
  5. * Copyright 2016 Freescale Semiconductor, Inc.
  6. *
  7. */
  8. /dts-v1/;
  9. #include <dt-bindings/interrupt-controller/irq.h>
  10. #include "fsl-ls1012a.dtsi"
  11. / {
  12. model = "LS1012A RDB Board";
  13. compatible = "fsl,ls1012a-rdb", "fsl,ls1012a";
  14. aliases {
  15. serial0 = &duart0;
  16. mmc0 = &esdhc0;
  17. mmc1 = &esdhc1;
  18. };
  19. };
  20. &duart0 {
  21. status = "okay";
  22. };
  23. &esdhc0 {
  24. sd-uhs-sdr104;
  25. sd-uhs-sdr50;
  26. sd-uhs-sdr25;
  27. sd-uhs-sdr12;
  28. status = "okay";
  29. };
  30. &esdhc1 {
  31. mmc-hs200-1_8v;
  32. status = "okay";
  33. };
  34. &i2c0 {
  35. status = "okay";
  36. accelerometer@1e {
  37. compatible = "nxp,fxos8700";
  38. reg = <0x1e>;
  39. interrupt-parent = <&gpio26>;
  40. interrupts = <13 IRQ_TYPE_EDGE_RISING>;
  41. interrupt-names = "INT1";
  42. };
  43. gyroscope@20 {
  44. compatible = "nxp,fxas21002c";
  45. reg = <0x20>;
  46. };
  47. gpio@24 {
  48. compatible = "nxp,pcal9555a";
  49. reg = <0x24>;
  50. gpio-controller;
  51. #gpio-cells = <2>;
  52. };
  53. gpio@25 {
  54. compatible = "nxp,pcal9555a";
  55. reg = <0x25>;
  56. gpio-controller;
  57. #gpio-cells = <2>;
  58. };
  59. gpio26: gpio@26 {
  60. compatible = "nxp,pcal9555a";
  61. reg = <0x26>;
  62. interrupt-parent = <&gpio0>;
  63. interrupts = <13 IRQ_TYPE_EDGE_FALLING>;
  64. interrupt-controller;
  65. #interrupt-cells = <2>;
  66. gpio-controller;
  67. #gpio-cells = <2>;
  68. };
  69. current-sensor@40 {
  70. compatible = "ti,ina220";
  71. reg = <0x40>;
  72. shunt-resistor = <2000>;
  73. };
  74. };
  75. &qspi {
  76. status = "okay";
  77. s25fs512s0: flash@0 {
  78. compatible = "jedec,spi-nor";
  79. #address-cells = <1>;
  80. #size-cells = <1>;
  81. spi-max-frequency = <50000000>;
  82. m25p,fast-read;
  83. reg = <0>;
  84. spi-rx-bus-width = <2>;
  85. spi-tx-bus-width = <2>;
  86. };
  87. };
  88. &sata {
  89. status = "okay";
  90. };