exynos850-pinctrl.dtsi 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung's Exynos850 SoC pin-mux and pin-config device tree source
  4. *
  5. * Copyright (C) 2017 Samsung Electronics Co., Ltd.
  6. * Copyright (C) 2021 Linaro Ltd.
  7. *
  8. * Samsung's Exynos850 SoC pin-mux and pin-config options are listed as device
  9. * tree nodes in this file.
  10. */
  11. #include <dt-bindings/interrupt-controller/arm-gic.h>
  12. #include "exynos-pinctrl.h"
  13. &pinctrl_alive {
  14. gpa0: gpa0-gpio-bank {
  15. gpio-controller;
  16. #gpio-cells = <2>;
  17. interrupt-controller;
  18. #interrupt-cells = <2>;
  19. interrupt-parent = <&gic>;
  20. interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
  21. <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
  22. <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
  23. <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
  24. <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
  25. <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
  26. <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
  27. <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
  28. };
  29. gpa1: gpa1-gpio-bank {
  30. gpio-controller;
  31. #gpio-cells = <2>;
  32. interrupt-controller;
  33. #interrupt-cells = <2>;
  34. interrupt-parent = <&gic>;
  35. interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
  36. <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
  37. <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
  38. <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
  39. <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
  40. <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
  41. <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
  42. <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
  43. };
  44. gpa2: gpa2-gpio-bank {
  45. gpio-controller;
  46. #gpio-cells = <2>;
  47. interrupt-controller;
  48. #interrupt-cells = <2>;
  49. interrupt-parent = <&gic>;
  50. interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
  51. <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
  52. <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
  53. <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
  54. <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
  55. <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
  56. <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
  57. <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
  58. };
  59. gpa3: gpa3-gpio-bank {
  60. gpio-controller;
  61. #gpio-cells = <2>;
  62. interrupt-controller;
  63. #interrupt-cells = <2>;
  64. interrupt-parent = <&gic>;
  65. interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
  66. <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
  67. <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
  68. <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
  69. <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
  70. <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
  71. <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
  72. <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
  73. };
  74. gpa4: gpa4-gpio-bank {
  75. gpio-controller;
  76. #gpio-cells = <2>;
  77. interrupt-controller;
  78. #interrupt-cells = <2>;
  79. interrupt-parent = <&gic>;
  80. interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
  81. <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
  82. <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
  83. <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
  84. };
  85. gpq0: gpq0-gpio-bank {
  86. gpio-controller;
  87. #gpio-cells = <2>;
  88. interrupt-controller;
  89. #interrupt-cells = <2>;
  90. };
  91. /* I2C5 (also called CAM_PMIC_I2C in TRM) */
  92. i2c5_pins: i2c5-pins {
  93. samsung,pins = "gpa3-5", "gpa3-6";
  94. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  95. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  96. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  97. };
  98. /* I2C6 (also called MOTOR_I2C in TRM) */
  99. i2c6_pins: i2c6-pins {
  100. samsung,pins = "gpa3-7", "gpa4-0";
  101. samsung,pin-function = <EXYNOS_PIN_FUNC_3>;
  102. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  103. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  104. };
  105. /* USI: UART_DEBUG_0 pins */
  106. uart0_pins: uart0-pins {
  107. samsung,pins = "gpq0-0", "gpq0-1";
  108. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  109. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  110. };
  111. /* USI: UART_DEBUG_1 pins */
  112. uart1_pins: uart1-pins {
  113. samsung,pins = "gpa3-7", "gpa4-0";
  114. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  115. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  116. };
  117. };
  118. &pinctrl_cmgp {
  119. gpm0: gpm0-gpio-bank {
  120. gpio-controller;
  121. #gpio-cells = <2>;
  122. interrupt-controller;
  123. #interrupt-cells = <2>;
  124. interrupt-parent = <&gic>;
  125. interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
  126. };
  127. gpm1: gpm1-gpio-bank {
  128. gpio-controller;
  129. #gpio-cells = <2>;
  130. interrupt-controller;
  131. #interrupt-cells = <2>;
  132. interrupt-parent = <&gic>;
  133. interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
  134. };
  135. gpm2: gpm2-gpio-bank {
  136. gpio-controller;
  137. #gpio-cells = <2>;
  138. interrupt-controller;
  139. #interrupt-cells = <2>;
  140. interrupt-parent = <&gic>;
  141. interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
  142. };
  143. gpm3: gpm3-gpio-bank {
  144. gpio-controller;
  145. #gpio-cells = <2>;
  146. interrupt-controller;
  147. #interrupt-cells = <2>;
  148. interrupt-parent = <&gic>;
  149. interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
  150. };
  151. gpm4: gpm4-gpio-bank {
  152. gpio-controller;
  153. #gpio-cells = <2>;
  154. interrupt-controller;
  155. #interrupt-cells = <2>;
  156. interrupt-parent = <&gic>;
  157. interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
  158. };
  159. gpm5: gpm5-gpio-bank {
  160. gpio-controller;
  161. #gpio-cells = <2>;
  162. interrupt-controller;
  163. #interrupt-cells = <2>;
  164. interrupt-parent = <&gic>;
  165. interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
  166. };
  167. gpm6: gpm6-gpio-bank {
  168. gpio-controller;
  169. #gpio-cells = <2>;
  170. interrupt-controller;
  171. #interrupt-cells = <2>;
  172. interrupt-parent = <&gic>;
  173. interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
  174. };
  175. gpm7: gpm7-gpio-bank {
  176. gpio-controller;
  177. #gpio-cells = <2>;
  178. interrupt-controller;
  179. #interrupt-cells = <2>;
  180. interrupt-parent = <&gic>;
  181. interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
  182. };
  183. /* USI_CMGP0: HSI2C function */
  184. hsi2c3_pins: hsi2c3-pins {
  185. samsung,pins = "gpm0-0", "gpm1-0";
  186. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  187. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  188. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  189. };
  190. /* USI_CMGP0: UART function (4 pins, Auto Flow Control) */
  191. uart1_single_pins: uart1-single-pins {
  192. samsung,pins = "gpm0-0", "gpm1-0", "gpm2-0", "gpm3-0";
  193. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  194. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  195. };
  196. /* USI_CMGP0: UART function (2 pins, Non-Auto Flow Control) */
  197. uart1_dual_pins: uart1-dual-pins {
  198. samsung,pins = "gpm0-0", "gpm1-0";
  199. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  200. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  201. };
  202. /* USI_CMGP0: SPI function */
  203. spi1_pins: spi1-pins {
  204. samsung,pins = "gpm0-0", "gpm1-0", "gpm2-0", "gpm3-0";
  205. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  206. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  207. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  208. };
  209. /* USI_CMGP1: HSI2C function */
  210. hsi2c4_pins: hsi2c4-pins {
  211. samsung,pins = "gpm4-0", "gpm5-0";
  212. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  213. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  214. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  215. };
  216. /* USI_CMGP1: UART function (4 pins, Auto Flow Control) */
  217. uart2_single_pins: uart2-single-pins {
  218. samsung,pins = "gpm4-0", "gpm5-0", "gpm6-0", "gpm7-0";
  219. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  220. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  221. };
  222. /* USI_CMGP1: UART function (2 pins, Non-Auto Flow Control) */
  223. uart2_dual_pins: uart2-dual-pins {
  224. samsung,pins = "gpm4-0", "gpm5-0";
  225. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  226. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  227. };
  228. /* USI_CMGP1: SPI function */
  229. spi2_pins: spi2-pins {
  230. samsung,pins = "gpm4-0", "gpm5-0", "gpm6-0", "gpm7-0";
  231. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  232. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  233. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  234. };
  235. };
  236. &pinctrl_aud {
  237. gpb0: gpb0-gpio-bank {
  238. gpio-controller;
  239. #gpio-cells = <2>;
  240. interrupt-controller;
  241. #interrupt-cells = <2>;
  242. };
  243. gpb1: gpb1-gpio-bank {
  244. gpio-controller;
  245. #gpio-cells = <2>;
  246. interrupt-controller;
  247. #interrupt-cells = <2>;
  248. };
  249. aud_codec_mclk_pins: aud-codec-mclk-pins {
  250. samsung,pins = "gpb0-0";
  251. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  252. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  253. };
  254. aud_codec_mclk_idle_pins: aud-codec-mclk-idle-pins {
  255. samsung,pins = "gpb0-0";
  256. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  257. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  258. };
  259. aud_i2s0_pins: aud-i2s0-pins {
  260. samsung,pins = "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4";
  261. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  262. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  263. };
  264. aud_i2s0_idle_pins: aud-i2s0-idle-pins {
  265. samsung,pins = "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4";
  266. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  267. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  268. };
  269. aud_i2s1_pins: aud-i2s1-pins {
  270. samsung,pins = "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3";
  271. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  272. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  273. };
  274. aud_i2s1_idle_pins: aud-i2s1-idle-pins {
  275. samsung,pins = "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3";
  276. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  277. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  278. };
  279. aud_fm_pins: aud-fm-pins {
  280. samsung,pins = "gpb1-4";
  281. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  282. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  283. };
  284. aud_fm_idle_pins: aud-fm-idle-pins {
  285. samsung,pins = "gpb1-4";
  286. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  287. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  288. };
  289. };
  290. &pinctrl_hsi {
  291. gpf2: gpf2-gpio-bank {
  292. gpio-controller;
  293. #gpio-cells = <2>;
  294. interrupt-controller;
  295. #interrupt-cells = <2>;
  296. };
  297. sd2_clk_pins: sd2-clk-pins {
  298. samsung,pins = "gpf2-0";
  299. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  300. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  301. samsung,pin-drv = <EXYNOS850_HSI_PIN_DRV_LV2>;
  302. };
  303. sd2_cmd_pins: sd2-cmd-pins {
  304. samsung,pins = "gpf2-1";
  305. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  306. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  307. samsung,pin-drv = <EXYNOS850_HSI_PIN_DRV_LV2>;
  308. };
  309. sd2_bus1_pins: sd2-bus1-pins {
  310. samsung,pins = "gpf2-2";
  311. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  312. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  313. samsung,pin-drv = <EXYNOS850_HSI_PIN_DRV_LV2>;
  314. };
  315. sd2_bus4_pins: sd2-bus4-pins {
  316. samsung,pins = "gpf2-3", "gpf2-4", "gpf2-5";
  317. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  318. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  319. samsung,pin-drv = <EXYNOS850_HSI_PIN_DRV_LV2>;
  320. };
  321. sd2_pdn_pins: sd2-pdn-pins {
  322. samsung,pins = "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3",
  323. "gpf2-4", "gpf2-5";
  324. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  325. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  326. };
  327. };
  328. &pinctrl_core {
  329. gpf0: gpf0-gpio-bank {
  330. gpio-controller;
  331. #gpio-cells = <2>;
  332. interrupt-controller;
  333. #interrupt-cells = <2>;
  334. };
  335. gpf1: gpf1-gpio-bank {
  336. gpio-controller;
  337. #gpio-cells = <2>;
  338. interrupt-controller;
  339. #interrupt-cells = <2>;
  340. };
  341. sd0_clk_pins: sd0-clk-pins {
  342. samsung,pins = "gpf0-0";
  343. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  344. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  345. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  346. };
  347. sd0_cmd_pins: sd0-cmd-pins {
  348. samsung,pins = "gpf0-1";
  349. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  350. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  351. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  352. };
  353. sd0_rdqs_pins: sd0-rdqs-pins {
  354. samsung,pins = "gpf0-2";
  355. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  356. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  357. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  358. };
  359. sd0_nreset_pins: sd0-nreset-pins {
  360. samsung,pins = "gpf0-3";
  361. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  362. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  363. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  364. };
  365. sd0_bus1_pins: sd0-bus1-pins {
  366. samsung,pins = "gpf1-0";
  367. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  368. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  369. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  370. };
  371. sd0_bus4_pins: sd0-bus4-pins {
  372. samsung,pins = "gpf1-1", "gpf1-2", "gpf1-3";
  373. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  374. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  375. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  376. };
  377. sd0_bus8_pins: sd0-bus8-pins {
  378. samsung,pins = "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7";
  379. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  380. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  381. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV4>;
  382. };
  383. };
  384. &pinctrl_peri {
  385. gpc0: gpc0-gpio-bank {
  386. gpio-controller;
  387. #gpio-cells = <2>;
  388. interrupt-controller;
  389. #interrupt-cells = <2>;
  390. };
  391. gpc1: gpc1-gpio-bank {
  392. gpio-controller;
  393. #gpio-cells = <2>;
  394. interrupt-controller;
  395. #interrupt-cells = <2>;
  396. };
  397. gpg0: gpg0-gpio-bank {
  398. gpio-controller;
  399. #gpio-cells = <2>;
  400. interrupt-controller;
  401. #interrupt-cells = <2>;
  402. };
  403. gpg1: gpg1-gpio-bank {
  404. gpio-controller;
  405. #gpio-cells = <2>;
  406. interrupt-controller;
  407. #interrupt-cells = <2>;
  408. };
  409. gpg2: gpg2-gpio-bank {
  410. gpio-controller;
  411. #gpio-cells = <2>;
  412. interrupt-controller;
  413. #interrupt-cells = <2>;
  414. };
  415. gpg3: gpg3-gpio-bank {
  416. gpio-controller;
  417. #gpio-cells = <2>;
  418. interrupt-controller;
  419. #interrupt-cells = <2>;
  420. };
  421. gpp0: gpp0-gpio-bank {
  422. gpio-controller;
  423. #gpio-cells = <2>;
  424. interrupt-controller;
  425. #interrupt-cells = <2>;
  426. };
  427. gpp1: gpp1-gpio-bank {
  428. gpio-controller;
  429. #gpio-cells = <2>;
  430. interrupt-controller;
  431. #interrupt-cells = <2>;
  432. };
  433. gpp2: gpp2-gpio-bank {
  434. gpio-controller;
  435. #gpio-cells = <2>;
  436. interrupt-controller;
  437. #interrupt-cells = <2>;
  438. };
  439. sensor_mclk0_in_pins: sensor-mclk0-in-pins {
  440. samsung,pins = "gpc0-0";
  441. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  442. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  443. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  444. };
  445. sensor_mclk0_out_pins: sensor-mclk0-out-pins {
  446. samsung,pins = "gpc0-0";
  447. samsung,pin-function = <EXYNOS_PIN_FUNC_OUTPUT>;
  448. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  449. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  450. };
  451. sensor_mclk0_fn_pins: sensor-mclk0-fn-pins {
  452. samsung,pins = "gpc0-0";
  453. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  454. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  455. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  456. };
  457. sensor_mclk1_in_pins: sensor-mclk1-in-pins {
  458. samsung,pins = "gpc0-1";
  459. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  460. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  461. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  462. };
  463. sensor_mclk1_out_pins: sensor-mclk1-out-pins {
  464. samsung,pins = "gpc0-1";
  465. samsung,pin-function = <EXYNOS_PIN_FUNC_OUTPUT>;
  466. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  467. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  468. };
  469. sensor_mclk1_fn_pins: sensor-mclk1-fn-pins {
  470. samsung,pins = "gpc0-1";
  471. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  472. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  473. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  474. };
  475. sensor_mclk2_in_pins: sensor-mclk2-in-pins {
  476. samsung,pins = "gpc0-2";
  477. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  478. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  479. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  480. };
  481. sensor_mclk2_out_pins: sensor-mclk2-out-pins {
  482. samsung,pins = "gpc0-2";
  483. samsung,pin-function = <EXYNOS_PIN_FUNC_OUTPUT>;
  484. samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
  485. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  486. };
  487. sensor_mclk2_fn_pins: sensor-mclk2-fn-pins {
  488. samsung,pins = "gpc0-2";
  489. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  490. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  491. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV3>;
  492. };
  493. /* USI: HSI2C0 */
  494. hsi2c0_pins: hsi2c0-pins {
  495. samsung,pins = "gpc1-0", "gpc1-1";
  496. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  497. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  498. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  499. };
  500. /* USI: HSI2C1 */
  501. hsi2c1_pins: hsi2c1-pins {
  502. samsung,pins = "gpc1-2", "gpc1-3";
  503. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  504. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  505. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  506. };
  507. /* USI: HSI2C2 */
  508. hsi2c2_pins: hsi2c2-pins {
  509. samsung,pins = "gpc1-4", "gpc1-5";
  510. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  511. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  512. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  513. };
  514. /* USI: SPI */
  515. spi0_pins: spi0-pins {
  516. samsung,pins = "gpp2-0", "gpp2-1", "gpp2-2", "gpp2-3";
  517. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  518. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  519. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  520. };
  521. i2c0_pins: i2c0-pins {
  522. samsung,pins = "gpp0-0", "gpp0-1";
  523. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  524. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  525. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  526. };
  527. i2c1_pins: i2c1-pins {
  528. samsung,pins = "gpp0-2", "gpp0-3";
  529. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  530. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  531. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  532. };
  533. i2c2_pins: i2c2-pins {
  534. samsung,pins = "gpp0-4", "gpp0-5";
  535. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  536. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  537. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  538. };
  539. i2c3_pins: i2c3-pins {
  540. samsung,pins = "gpp1-0", "gpp1-1";
  541. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  542. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  543. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  544. };
  545. i2c4_pins: i2c4-pins {
  546. samsung,pins = "gpp1-2", "gpp1-3";
  547. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  548. samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
  549. samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
  550. };
  551. xclkout_pins: xclkout-pins {
  552. samsung,pins = "gpq0-2";
  553. samsung,pin-function = <EXYNOS_PIN_FUNC_2>;
  554. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  555. };
  556. };