exynos5433-tm2e.dts 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung Exynos5433 TM2E board device tree source
  4. *
  5. * Copyright (c) 2016 Samsung Electronics Co., Ltd.
  6. *
  7. * Device tree source file for Samsung's TM2E(TM2 EDGE) board which is based on
  8. * Samsung Exynos5433 SoC.
  9. */
  10. #include "exynos5433-tm2-common.dtsi"
  11. / {
  12. model = "Samsung TM2E board";
  13. compatible = "samsung,tm2e", "samsung,exynos5433";
  14. chassis-type = "handset";
  15. };
  16. &cmu_disp {
  17. /*
  18. * TM2 and TM2e differ only by DISP_PLL rate, but define all assigned
  19. * clocks properties for DISP CMU for each board to keep them together
  20. * for easier review and maintenance.
  21. */
  22. assigned-clocks = <&cmu_disp CLK_FOUT_DISP_PLL>,
  23. <&cmu_mif CLK_DIV_SCLK_DECON_TV_ECLK>,
  24. <&cmu_disp CLK_MOUT_ACLK_DISP_333_USER>,
  25. <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>,
  26. <&cmu_disp CLK_MOUT_SCLK_DSIM0>,
  27. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>,
  28. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK>,
  29. <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER>,
  30. <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER>,
  31. <&cmu_disp CLK_MOUT_DISP_PLL>,
  32. <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>,
  33. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
  34. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>;
  35. assigned-clock-parents = <0>, <0>,
  36. <&cmu_mif CLK_ACLK_DISP_333>,
  37. <&cmu_mif CLK_SCLK_DSIM0_DISP>,
  38. <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>,
  39. <&cmu_mif CLK_SCLK_DECON_ECLK_DISP>,
  40. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>,
  41. <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY>,
  42. <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY>,
  43. <&cmu_disp CLK_FOUT_DISP_PLL>,
  44. <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>,
  45. <&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>,
  46. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>;
  47. assigned-clock-rates = <278000000>, <400000000>;
  48. };
  49. &dsi {
  50. panel@0 {
  51. compatible = "samsung,s6e3hf2";
  52. reg = <0>;
  53. vdd3-supply = <&ldo27_reg>;
  54. vci-supply = <&ldo28_reg>;
  55. reset-gpios = <&gpg0 0 GPIO_ACTIVE_LOW>;
  56. enable-gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>;
  57. };
  58. };
  59. &ldo31_reg {
  60. regulator-name = "TSP_VDD_1.8V_AP";
  61. regulator-min-microvolt = <1800000>;
  62. regulator-max-microvolt = <1800000>;
  63. };
  64. &ldo38_reg {
  65. regulator-name = "VCC_3.3V_MOTOR_AP";
  66. regulator-min-microvolt = <3300000>;
  67. regulator-max-microvolt = <3300000>;
  68. };
  69. &stmfts {
  70. touchscreen-size-x = <1599>;
  71. touchscreen-size-y = <2559>;
  72. touch-key-connected;
  73. ledvdd-supply = <&ldo33_reg>;
  74. };