exynos5433-tm2.dts 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung Exynos5433 TM2 board device tree source
  4. *
  5. * Copyright (c) 2016 Samsung Electronics Co., Ltd.
  6. *
  7. * Device tree source file for Samsung's TM2 board which is based on
  8. * Samsung Exynos5433 SoC.
  9. */
  10. #include "exynos5433-tm2-common.dtsi"
  11. / {
  12. model = "Samsung TM2 board";
  13. compatible = "samsung,tm2", "samsung,exynos5433";
  14. chassis-type = "handset";
  15. };
  16. &cmu_disp {
  17. /*
  18. * TM2 and TM2e differ only by DISP_PLL rate, but define all assigned
  19. * clocks properties for DISP CMU for each board to keep them together
  20. * for easier review and maintenance.
  21. */
  22. assigned-clocks = <&cmu_disp CLK_FOUT_DISP_PLL>,
  23. <&cmu_mif CLK_DIV_SCLK_DECON_TV_ECLK>,
  24. <&cmu_disp CLK_MOUT_ACLK_DISP_333_USER>,
  25. <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>,
  26. <&cmu_disp CLK_MOUT_SCLK_DSIM0>,
  27. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>,
  28. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK>,
  29. <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER>,
  30. <&cmu_disp CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER>,
  31. <&cmu_disp CLK_MOUT_DISP_PLL>,
  32. <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>,
  33. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
  34. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>,
  35. <&cmu_disp CLK_MOUT_SCLK_DSD_USER>;
  36. assigned-clock-parents = <0>, <0>,
  37. <&cmu_mif CLK_ACLK_DISP_333>,
  38. <&cmu_mif CLK_SCLK_DSIM0_DISP>,
  39. <&cmu_disp CLK_MOUT_SCLK_DSIM0_USER>,
  40. <&cmu_mif CLK_SCLK_DECON_ECLK_DISP>,
  41. <&cmu_disp CLK_MOUT_SCLK_DECON_ECLK_USER>,
  42. <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY>,
  43. <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY>,
  44. <&cmu_disp CLK_FOUT_DISP_PLL>,
  45. <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>,
  46. <&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>,
  47. <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
  48. <&cmu_mif CLK_SCLK_DSD_DISP>;
  49. assigned-clock-rates = <250000000>, <400000000>;
  50. };
  51. &dsi {
  52. panel@0 {
  53. compatible = "samsung,s6e3ha2";
  54. reg = <0>;
  55. vdd3-supply = <&ldo27_reg>;
  56. vci-supply = <&ldo28_reg>;
  57. reset-gpios = <&gpg0 0 GPIO_ACTIVE_LOW>;
  58. enable-gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>;
  59. };
  60. };
  61. &hsi2c_9 {
  62. status = "okay";
  63. touchkey@20 {
  64. compatible = "cypress,tm2-touchkey";
  65. reg = <0x20>;
  66. interrupt-parent = <&gpa3>;
  67. interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
  68. vcc-supply = <&ldo32_reg>;
  69. vdd-supply = <&ldo33_reg>;
  70. };
  71. };
  72. &ldo31_reg {
  73. regulator-name = "TSP_VDD_1.85V_AP";
  74. regulator-min-microvolt = <1850000>;
  75. regulator-max-microvolt = <1850000>;
  76. };
  77. &ldo38_reg {
  78. regulator-name = "VCC_3.0V_MOTOR_AP";
  79. regulator-min-microvolt = <3000000>;
  80. regulator-max-microvolt = <3000000>;
  81. };
  82. &stmfts {
  83. touchscreen-size-x = <1439>;
  84. touchscreen-size-y = <2559>;
  85. };