common.h 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * This file contains common function prototypes to avoid externs
  4. * in the c files.
  5. *
  6. * Copyright (C) 2011 Xilinx
  7. */
  8. #ifndef __MACH_ZYNQ_COMMON_H__
  9. #define __MACH_ZYNQ_COMMON_H__
  10. extern int zynq_slcr_init(void);
  11. extern int zynq_early_slcr_init(void);
  12. extern void zynq_slcr_cpu_stop(int cpu);
  13. extern void zynq_slcr_cpu_start(int cpu);
  14. extern bool zynq_slcr_cpu_state_read(int cpu);
  15. extern void zynq_slcr_cpu_state_write(int cpu, bool die);
  16. extern u32 zynq_slcr_get_device_id(void);
  17. #ifdef CONFIG_SMP
  18. extern char zynq_secondary_trampoline;
  19. extern char zynq_secondary_trampoline_jump;
  20. extern char zynq_secondary_trampoline_end;
  21. extern int zynq_cpun_start(u32 address, int cpu);
  22. extern const struct smp_operations zynq_smp_ops;
  23. #endif
  24. extern void __iomem *zynq_scu_base;
  25. void zynq_pm_late_init(void);
  26. static inline void zynq_core_pm_init(void)
  27. {
  28. /* A9 clock gating */
  29. asm volatile ("mrc p15, 0, r12, c15, c0, 0\n"
  30. "orr r12, r12, #1\n"
  31. "mcr p15, 0, r12, c15, c0, 0\n"
  32. : /* no outputs */
  33. : /* no inputs */
  34. : "r12");
  35. }
  36. #endif