| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * arch/arm/mach-sa1100/include/mach/nanoengine.h
- *
- * This file contains the hardware specific definitions for nanoEngine.
- * Only include this file from SA1100-specific files.
- *
- * Copyright (C) 2010 Marcelo Roberto Jimenez <[email protected]>
- */
- #ifndef __ASM_ARCH_NANOENGINE_H
- #define __ASM_ARCH_NANOENGINE_H
- #include <mach/irqs.h>
- #define GPIO_PC_READY0 11 /* ready for socket 0 (active high)*/
- #define GPIO_PC_READY1 12 /* ready for socket 1 (active high) */
- #define GPIO_PC_CD0 13 /* detect for socket 0 (active low) */
- #define GPIO_PC_CD1 14 /* detect for socket 1 (active low) */
- #define GPIO_PC_RESET0 15 /* reset socket 0 */
- #define GPIO_PC_RESET1 16 /* reset socket 1 */
- #define NANOENGINE_IRQ_GPIO_PCI IRQ_GPIO0
- #define NANOENGINE_IRQ_GPIO_PC_READY0 IRQ_GPIO11
- #define NANOENGINE_IRQ_GPIO_PC_READY1 IRQ_GPIO12
- #define NANOENGINE_IRQ_GPIO_PC_CD0 IRQ_GPIO13
- #define NANOENGINE_IRQ_GPIO_PC_CD1 IRQ_GPIO14
- /*
- * nanoEngine Memory Map:
- *
- * 0000.0000 - 003F.0000 - 4 MB Flash
- * C000.0000 - C1FF.FFFF - 32 MB SDRAM
- * 1860.0000 - 186F.FFFF - 1 MB Internal PCI Memory Read/Write
- * 18A1.0000 - 18A1.FFFF - 64 KB Internal PCI Config Space
- * 4000.0000 - 47FF.FFFF - 128 MB External Bus I/O - Multiplexed Mode
- * 4800.0000 - 4FFF.FFFF - 128 MB External Bus I/O - Non-Multiplexed Mode
- *
- */
- #define NANO_PCI_MEM_RW_PHYS 0x18600000
- #define NANO_PCI_MEM_RW_VIRT 0xf1000000
- #define NANO_PCI_MEM_RW_SIZE SZ_1M
- #define NANO_PCI_CONFIG_SPACE_PHYS 0x18A10000
- #define NANO_PCI_CONFIG_SPACE_VIRT 0xf2000000
- #define NANO_PCI_CONFIG_SPACE_SIZE SZ_64K
- #endif
|
