| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * Copyright 2008 Openmoko, Inc.
- * Copyright 2008 Simtec Electronics
- * http://armlinux.simtec.co.uk/
- * Ben Dooks <[email protected]>
- *
- * S3C - USB2.0 Highspeed/OtG device PHY registers
- */
- /* Note, this is a separate header file as some of the clock framework
- * needs to touch this if the clk_48m is used as the USB OHCI or other
- * peripheral source.
- */
- #ifndef __PLAT_S3C64XX_REGS_USB_HSOTG_PHY_H
- #define __PLAT_S3C64XX_REGS_USB_HSOTG_PHY_H __FILE__
- /* S3C64XX_PA_USB_HSPHY */
- #define S3C_HSOTG_PHYREG(x) ((x) + S3C_VA_USB_HSPHY)
- #define S3C_PHYPWR S3C_HSOTG_PHYREG(0x00)
- #define S3C_PHYPWR_NORMAL_MASK (0x19 << 0)
- #define S3C_PHYPWR_OTG_DISABLE (1 << 4)
- #define S3C_PHYPWR_ANALOG_POWERDOWN (1 << 3)
- #define SRC_PHYPWR_FORCE_SUSPEND (1 << 1)
- #define S3C_PHYCLK S3C_HSOTG_PHYREG(0x04)
- #define S3C_PHYCLK_MODE_USB11 (1 << 6)
- #define S3C_PHYCLK_EXT_OSC (1 << 5)
- #define S3C_PHYCLK_CLK_FORCE (1 << 4)
- #define S3C_PHYCLK_ID_PULL (1 << 2)
- #define S3C_PHYCLK_CLKSEL_MASK (0x3 << 0)
- #define S3C_PHYCLK_CLKSEL_SHIFT (0)
- #define S3C_PHYCLK_CLKSEL_48M (0x0 << 0)
- #define S3C_PHYCLK_CLKSEL_12M (0x2 << 0)
- #define S3C_PHYCLK_CLKSEL_24M (0x3 << 0)
- #define S3C_RSTCON S3C_HSOTG_PHYREG(0x08)
- #define S3C_RSTCON_PHYCLK (1 << 2)
- #define S3C_RSTCON_HCLK (1 << 1)
- #define S3C_RSTCON_PHY (1 << 0)
- #define S3C_PHYTUNE S3C_HSOTG_PHYREG(0x20)
- #endif /* __PLAT_S3C64XX_REGS_USB_HSOTG_PHY_H */
|
