rd88f5181l-ge-setup.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * arch/arm/mach-orion5x/rd88f5181l-ge-setup.c
  4. *
  5. * Marvell Orion-VoIP GE Reference Design Setup
  6. */
  7. #include <linux/gpio.h>
  8. #include <linux/kernel.h>
  9. #include <linux/init.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/pci.h>
  12. #include <linux/irq.h>
  13. #include <linux/mtd/physmap.h>
  14. #include <linux/mv643xx_eth.h>
  15. #include <linux/ethtool.h>
  16. #include <linux/i2c.h>
  17. #include <linux/platform_data/dsa.h>
  18. #include <asm/mach-types.h>
  19. #include <asm/mach/arch.h>
  20. #include <asm/mach/pci.h>
  21. #include "common.h"
  22. #include "mpp.h"
  23. #include "orion5x.h"
  24. /*****************************************************************************
  25. * RD-88F5181L GE Info
  26. ****************************************************************************/
  27. /*
  28. * 16M NOR flash Device bus boot chip select
  29. */
  30. #define RD88F5181L_GE_NOR_BOOT_BASE 0xff000000
  31. #define RD88F5181L_GE_NOR_BOOT_SIZE SZ_16M
  32. /*****************************************************************************
  33. * 16M NOR Flash on Device bus Boot chip select
  34. ****************************************************************************/
  35. static struct physmap_flash_data rd88f5181l_ge_nor_boot_flash_data = {
  36. .width = 1,
  37. };
  38. static struct resource rd88f5181l_ge_nor_boot_flash_resource = {
  39. .flags = IORESOURCE_MEM,
  40. .start = RD88F5181L_GE_NOR_BOOT_BASE,
  41. .end = RD88F5181L_GE_NOR_BOOT_BASE +
  42. RD88F5181L_GE_NOR_BOOT_SIZE - 1,
  43. };
  44. static struct platform_device rd88f5181l_ge_nor_boot_flash = {
  45. .name = "physmap-flash",
  46. .id = 0,
  47. .dev = {
  48. .platform_data = &rd88f5181l_ge_nor_boot_flash_data,
  49. },
  50. .num_resources = 1,
  51. .resource = &rd88f5181l_ge_nor_boot_flash_resource,
  52. };
  53. /*****************************************************************************
  54. * General Setup
  55. ****************************************************************************/
  56. static unsigned int rd88f5181l_ge_mpp_modes[] __initdata = {
  57. MPP0_GPIO, /* LED1 */
  58. MPP1_GPIO, /* LED5 */
  59. MPP2_GPIO, /* LED4 */
  60. MPP3_GPIO, /* LED3 */
  61. MPP4_GPIO, /* PCI_intA */
  62. MPP5_GPIO, /* RTC interrupt */
  63. MPP6_PCI_CLK, /* CPU PCI refclk */
  64. MPP7_PCI_CLK, /* PCI/PCIe refclk */
  65. MPP8_GPIO, /* 88e6131 interrupt */
  66. MPP9_GPIO, /* GE_RXERR */
  67. MPP10_GPIO, /* PCI_intB */
  68. MPP11_GPIO, /* LED2 */
  69. MPP12_GIGE, /* GE_TXD[4] */
  70. MPP13_GIGE, /* GE_TXD[5] */
  71. MPP14_GIGE, /* GE_TXD[6] */
  72. MPP15_GIGE, /* GE_TXD[7] */
  73. MPP16_GIGE, /* GE_RXD[4] */
  74. MPP17_GIGE, /* GE_RXD[5] */
  75. MPP18_GIGE, /* GE_RXD[6] */
  76. MPP19_GIGE, /* GE_RXD[7] */
  77. 0,
  78. };
  79. static struct mv643xx_eth_platform_data rd88f5181l_ge_eth_data = {
  80. .phy_addr = MV643XX_ETH_PHY_NONE,
  81. .speed = SPEED_1000,
  82. .duplex = DUPLEX_FULL,
  83. };
  84. static struct dsa_chip_data rd88f5181l_ge_switch_chip_data = {
  85. .port_names[0] = "lan2",
  86. .port_names[1] = "lan1",
  87. .port_names[2] = "wan",
  88. .port_names[3] = "cpu",
  89. .port_names[5] = "lan4",
  90. .port_names[7] = "lan3",
  91. };
  92. static struct i2c_board_info __initdata rd88f5181l_ge_i2c_rtc = {
  93. I2C_BOARD_INFO("ds1338", 0x68),
  94. };
  95. static void __init rd88f5181l_ge_init(void)
  96. {
  97. /*
  98. * Setup basic Orion functions. Need to be called early.
  99. */
  100. orion5x_init();
  101. orion5x_mpp_conf(rd88f5181l_ge_mpp_modes);
  102. /*
  103. * Configure peripherals.
  104. */
  105. orion5x_ehci0_init();
  106. orion5x_eth_init(&rd88f5181l_ge_eth_data);
  107. orion5x_eth_switch_init(&rd88f5181l_ge_switch_chip_data);
  108. orion5x_i2c_init();
  109. orion5x_uart0_init();
  110. mvebu_mbus_add_window_by_id(ORION_MBUS_DEVBUS_BOOT_TARGET,
  111. ORION_MBUS_DEVBUS_BOOT_ATTR,
  112. RD88F5181L_GE_NOR_BOOT_BASE,
  113. RD88F5181L_GE_NOR_BOOT_SIZE);
  114. platform_device_register(&rd88f5181l_ge_nor_boot_flash);
  115. i2c_register_board_info(0, &rd88f5181l_ge_i2c_rtc, 1);
  116. }
  117. static int __init
  118. rd88f5181l_ge_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
  119. {
  120. int irq;
  121. /*
  122. * Check for devices with hard-wired IRQs.
  123. */
  124. irq = orion5x_pci_map_irq(dev, slot, pin);
  125. if (irq != -1)
  126. return irq;
  127. /*
  128. * Cardbus slot.
  129. */
  130. if (pin == 1)
  131. return gpio_to_irq(4);
  132. else
  133. return gpio_to_irq(10);
  134. }
  135. static struct hw_pci rd88f5181l_ge_pci __initdata = {
  136. .nr_controllers = 2,
  137. .setup = orion5x_pci_sys_setup,
  138. .scan = orion5x_pci_sys_scan_bus,
  139. .map_irq = rd88f5181l_ge_pci_map_irq,
  140. };
  141. static int __init rd88f5181l_ge_pci_init(void)
  142. {
  143. if (machine_is_rd88f5181l_ge()) {
  144. orion5x_pci_set_cardbus_mode();
  145. pci_common_init(&rd88f5181l_ge_pci);
  146. }
  147. return 0;
  148. }
  149. subsys_initcall(rd88f5181l_ge_pci_init);
  150. MACHINE_START(RD88F5181L_GE, "Marvell Orion-VoIP GE Reference Design")
  151. /* Maintainer: Lennert Buytenhek <[email protected]> */
  152. .atag_offset = 0x100,
  153. .nr_irqs = ORION5X_NR_IRQS,
  154. .init_machine = rd88f5181l_ge_init,
  155. .map_io = orion5x_map_io,
  156. .init_early = orion5x_init_early,
  157. .init_irq = orion5x_init_irq,
  158. .init_time = orion5x_timer_init,
  159. .fixup = tag_fixup_mem32,
  160. .restart = orion5x_restart,
  161. MACHINE_END