serial.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * linux/arch/arm/mach-omap1/serial.c
  4. *
  5. * OMAP1 serial support.
  6. */
  7. #include <linux/gpio.h>
  8. #include <linux/module.h>
  9. #include <linux/kernel.h>
  10. #include <linux/init.h>
  11. #include <linux/irq.h>
  12. #include <linux/delay.h>
  13. #include <linux/serial.h>
  14. #include <linux/tty.h>
  15. #include <linux/serial_8250.h>
  16. #include <linux/serial_reg.h>
  17. #include <linux/clk.h>
  18. #include <linux/io.h>
  19. #include <asm/mach-types.h>
  20. #include "serial.h"
  21. #include "mux.h"
  22. #include "pm.h"
  23. #include "soc.h"
  24. static struct clk * uart1_ck;
  25. static struct clk * uart2_ck;
  26. static struct clk * uart3_ck;
  27. static inline unsigned int omap_serial_in(struct plat_serial8250_port *up,
  28. int offset)
  29. {
  30. offset <<= up->regshift;
  31. return (unsigned int)__raw_readb(up->membase + offset);
  32. }
  33. static inline void omap_serial_outp(struct plat_serial8250_port *p, int offset,
  34. int value)
  35. {
  36. offset <<= p->regshift;
  37. __raw_writeb(value, p->membase + offset);
  38. }
  39. /*
  40. * Internal UARTs need to be initialized for the 8250 autoconfig to work
  41. * properly. Note that the TX watermark initialization may not be needed
  42. * once the 8250.c watermark handling code is merged.
  43. */
  44. static void __init omap_serial_reset(struct plat_serial8250_port *p)
  45. {
  46. omap_serial_outp(p, UART_OMAP_MDR1,
  47. UART_OMAP_MDR1_DISABLE); /* disable UART */
  48. omap_serial_outp(p, UART_OMAP_SCR, 0x08); /* TX watermark */
  49. omap_serial_outp(p, UART_OMAP_MDR1,
  50. UART_OMAP_MDR1_16X_MODE); /* enable UART */
  51. if (!cpu_is_omap15xx()) {
  52. omap_serial_outp(p, UART_OMAP_SYSC, 0x01);
  53. while (!(omap_serial_in(p, UART_OMAP_SYSC) & 0x01));
  54. }
  55. }
  56. static struct plat_serial8250_port serial_platform_data[] = {
  57. {
  58. .mapbase = OMAP1_UART1_BASE,
  59. .irq = INT_UART1,
  60. .flags = UPF_BOOT_AUTOCONF,
  61. .iotype = UPIO_MEM,
  62. .regshift = 2,
  63. .uartclk = OMAP16XX_BASE_BAUD * 16,
  64. },
  65. {
  66. .mapbase = OMAP1_UART2_BASE,
  67. .irq = INT_UART2,
  68. .flags = UPF_BOOT_AUTOCONF,
  69. .iotype = UPIO_MEM,
  70. .regshift = 2,
  71. .uartclk = OMAP16XX_BASE_BAUD * 16,
  72. },
  73. {
  74. .mapbase = OMAP1_UART3_BASE,
  75. .irq = INT_UART3,
  76. .flags = UPF_BOOT_AUTOCONF,
  77. .iotype = UPIO_MEM,
  78. .regshift = 2,
  79. .uartclk = OMAP16XX_BASE_BAUD * 16,
  80. },
  81. { },
  82. };
  83. static struct platform_device serial_device = {
  84. .name = "serial8250",
  85. .id = PLAT8250_DEV_PLATFORM,
  86. .dev = {
  87. .platform_data = serial_platform_data,
  88. },
  89. };
  90. /*
  91. * Note that on Innovator-1510 UART2 pins conflict with USB2.
  92. * By default UART2 does not work on Innovator-1510 if you have
  93. * USB OHCI enabled. To use UART2, you must disable USB2 first.
  94. */
  95. void __init omap_serial_init(void)
  96. {
  97. int i;
  98. if (cpu_is_omap7xx()) {
  99. serial_platform_data[0].regshift = 0;
  100. serial_platform_data[1].regshift = 0;
  101. serial_platform_data[0].irq = INT_7XX_UART_MODEM_1;
  102. serial_platform_data[1].irq = INT_7XX_UART_MODEM_IRDA_2;
  103. }
  104. if (cpu_is_omap15xx()) {
  105. serial_platform_data[0].uartclk = OMAP1510_BASE_BAUD * 16;
  106. serial_platform_data[1].uartclk = OMAP1510_BASE_BAUD * 16;
  107. serial_platform_data[2].uartclk = OMAP1510_BASE_BAUD * 16;
  108. }
  109. for (i = 0; i < ARRAY_SIZE(serial_platform_data) - 1; i++) {
  110. /* Don't look at UARTs higher than 2 for omap7xx */
  111. if (cpu_is_omap7xx() && i > 1) {
  112. serial_platform_data[i].membase = NULL;
  113. serial_platform_data[i].mapbase = 0;
  114. continue;
  115. }
  116. /* Static mapping, never released */
  117. serial_platform_data[i].membase =
  118. ioremap(serial_platform_data[i].mapbase, SZ_2K);
  119. if (!serial_platform_data[i].membase) {
  120. printk(KERN_ERR "Could not ioremap uart%i\n", i);
  121. continue;
  122. }
  123. switch (i) {
  124. case 0:
  125. uart1_ck = clk_get(NULL, "uart1_ck");
  126. if (IS_ERR(uart1_ck))
  127. printk("Could not get uart1_ck\n");
  128. else {
  129. clk_prepare_enable(uart1_ck);
  130. if (cpu_is_omap15xx())
  131. clk_set_rate(uart1_ck, 12000000);
  132. }
  133. break;
  134. case 1:
  135. uart2_ck = clk_get(NULL, "uart2_ck");
  136. if (IS_ERR(uart2_ck))
  137. printk("Could not get uart2_ck\n");
  138. else {
  139. clk_prepare_enable(uart2_ck);
  140. if (cpu_is_omap15xx())
  141. clk_set_rate(uart2_ck, 12000000);
  142. else
  143. clk_set_rate(uart2_ck, 48000000);
  144. }
  145. break;
  146. case 2:
  147. uart3_ck = clk_get(NULL, "uart3_ck");
  148. if (IS_ERR(uart3_ck))
  149. printk("Could not get uart3_ck\n");
  150. else {
  151. clk_prepare_enable(uart3_ck);
  152. if (cpu_is_omap15xx())
  153. clk_set_rate(uart3_ck, 12000000);
  154. }
  155. break;
  156. }
  157. omap_serial_reset(&serial_platform_data[i]);
  158. }
  159. }
  160. #ifdef CONFIG_OMAP_SERIAL_WAKE
  161. static irqreturn_t omap_serial_wake_interrupt(int irq, void *dev_id)
  162. {
  163. /* Need to do something with serial port right after wake-up? */
  164. return IRQ_HANDLED;
  165. }
  166. /*
  167. * Reroutes serial RX lines to GPIO lines for the duration of
  168. * sleep to allow waking up the device from serial port even
  169. * in deep sleep.
  170. */
  171. void omap_serial_wake_trigger(int enable)
  172. {
  173. if (!cpu_is_omap16xx())
  174. return;
  175. if (uart1_ck != NULL) {
  176. if (enable)
  177. omap_cfg_reg(V14_16XX_GPIO37);
  178. else
  179. omap_cfg_reg(V14_16XX_UART1_RX);
  180. }
  181. if (uart2_ck != NULL) {
  182. if (enable)
  183. omap_cfg_reg(R9_16XX_GPIO18);
  184. else
  185. omap_cfg_reg(R9_16XX_UART2_RX);
  186. }
  187. if (uart3_ck != NULL) {
  188. if (enable)
  189. omap_cfg_reg(L14_16XX_GPIO49);
  190. else
  191. omap_cfg_reg(L14_16XX_UART3_RX);
  192. }
  193. }
  194. static void __init omap_serial_set_port_wakeup(int gpio_nr)
  195. {
  196. int ret;
  197. ret = gpio_request(gpio_nr, "UART wake");
  198. if (ret < 0) {
  199. printk(KERN_ERR "Could not request UART wake GPIO: %i\n",
  200. gpio_nr);
  201. return;
  202. }
  203. gpio_direction_input(gpio_nr);
  204. ret = request_irq(gpio_to_irq(gpio_nr), &omap_serial_wake_interrupt,
  205. IRQF_TRIGGER_RISING, "serial wakeup", NULL);
  206. if (ret) {
  207. gpio_free(gpio_nr);
  208. printk(KERN_ERR "No interrupt for UART wake GPIO: %i\n",
  209. gpio_nr);
  210. return;
  211. }
  212. enable_irq_wake(gpio_to_irq(gpio_nr));
  213. }
  214. int __init omap_serial_wakeup_init(void)
  215. {
  216. if (!cpu_is_omap16xx())
  217. return 0;
  218. if (uart1_ck != NULL)
  219. omap_serial_set_port_wakeup(37);
  220. if (uart2_ck != NULL)
  221. omap_serial_set_port_wakeup(18);
  222. if (uart3_ck != NULL)
  223. omap_serial_set_port_wakeup(49);
  224. return 0;
  225. }
  226. #endif /* CONFIG_OMAP_SERIAL_WAKE */
  227. static int __init omap_init(void)
  228. {
  229. if (!cpu_class_is_omap1())
  230. return -ENODEV;
  231. return platform_device_register(&serial_device);
  232. }
  233. arch_initcall(omap_init);