cp15.h 954 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (C) 2020 ARM Ltd.
  4. */
  5. #ifndef __ASM_VDSO_CP15_H
  6. #define __ASM_VDSO_CP15_H
  7. #ifndef __ASSEMBLY__
  8. #ifdef CONFIG_CPU_CP15
  9. #include <linux/stringify.h>
  10. #define __ACCESS_CP15(CRn, Op1, CRm, Op2) \
  11. "mrc", "mcr", __stringify(p15, Op1, %0, CRn, CRm, Op2), u32
  12. #define __ACCESS_CP15_64(Op1, CRm) \
  13. "mrrc", "mcrr", __stringify(p15, Op1, %Q0, %R0, CRm), u64
  14. #define __read_sysreg(r, w, c, t) ({ \
  15. t __val; \
  16. asm volatile(r " " c : "=r" (__val)); \
  17. __val; \
  18. })
  19. #define read_sysreg(...) __read_sysreg(__VA_ARGS__)
  20. #define __write_sysreg(v, r, w, c, t) asm volatile(w " " c : : "r" ((t)(v)))
  21. #define write_sysreg(v, ...) __write_sysreg(v, __VA_ARGS__)
  22. #define BPIALL __ACCESS_CP15(c7, 0, c5, 6)
  23. #define ICIALLU __ACCESS_CP15(c7, 0, c5, 0)
  24. #define CNTVCT __ACCESS_CP15_64(1, c14)
  25. #endif /* CONFIG_CPU_CP15 */
  26. #endif /* __ASSEMBLY__ */
  27. #endif /* __ASM_VDSO_CP15_H */