zynq-zc770-xm013.dts 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Xilinx ZC770 XM013 board DTS
  4. *
  5. * Copyright (C) 2013 Xilinx, Inc.
  6. */
  7. /dts-v1/;
  8. #include "zynq-7000.dtsi"
  9. / {
  10. model = "Xilinx ZC770 XM013 board";
  11. compatible = "xlnx,zynq-zc770-xm013", "xlnx,zynq-7000";
  12. aliases {
  13. ethernet0 = &gem1;
  14. i2c0 = &i2c1;
  15. serial0 = &uart0;
  16. spi1 = &spi0;
  17. };
  18. chosen {
  19. bootargs = "";
  20. stdout-path = "serial0:115200n8";
  21. };
  22. memory@0 {
  23. device_type = "memory";
  24. reg = <0x0 0x40000000>;
  25. };
  26. };
  27. &can1 {
  28. status = "okay";
  29. };
  30. &gem1 {
  31. status = "okay";
  32. phy-mode = "rgmii-id";
  33. phy-handle = <&ethernet_phy>;
  34. ethernet_phy: ethernet-phy@7 {
  35. reg = <7>;
  36. device_type = "ethernet-phy";
  37. };
  38. };
  39. &i2c1 {
  40. status = "okay";
  41. clock-frequency = <400000>;
  42. si570: clock-generator@55 {
  43. #clock-cells = <0>;
  44. compatible = "silabs,si570";
  45. temperature-stability = <50>;
  46. reg = <0x55>;
  47. factory-fout = <156250000>;
  48. clock-frequency = <148500000>;
  49. };
  50. };
  51. &spi0 {
  52. status = "okay";
  53. num-cs = <4>;
  54. is-decoded-cs = <0>;
  55. eeprom: eeprom@2 {
  56. compatible = "atmel,at25";
  57. reg = <2>;
  58. spi-max-frequency = <1000000>;
  59. size = <8192>;
  60. address-width = <16>;
  61. pagesize = <32>;
  62. };
  63. };
  64. &uart0 {
  65. status = "okay";
  66. };