zynq-zc770-xm010.dts 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Xilinx ZC770 XM010 board DTS
  4. *
  5. * Copyright (C) 2013-2018 Xilinx, Inc.
  6. */
  7. /dts-v1/;
  8. #include "zynq-7000.dtsi"
  9. / {
  10. model = "Xilinx ZC770 XM010 board";
  11. compatible = "xlnx,zynq-zc770-xm010", "xlnx,zynq-7000";
  12. aliases {
  13. ethernet0 = &gem0;
  14. i2c0 = &i2c0;
  15. serial0 = &uart1;
  16. spi1 = &spi1;
  17. };
  18. chosen {
  19. bootargs = "";
  20. stdout-path = "serial0:115200n8";
  21. };
  22. memory@0 {
  23. device_type = "memory";
  24. reg = <0x0 0x40000000>;
  25. };
  26. usb_phy0: phy0 {
  27. compatible = "usb-nop-xceiv";
  28. #phy-cells = <0>;
  29. };
  30. };
  31. &can0 {
  32. status = "okay";
  33. };
  34. &gem0 {
  35. status = "okay";
  36. phy-mode = "rgmii-id";
  37. phy-handle = <&ethernet_phy>;
  38. ethernet_phy: ethernet-phy@7 {
  39. reg = <7>;
  40. device_type = "ethernet-phy";
  41. };
  42. };
  43. &i2c0 {
  44. status = "okay";
  45. clock-frequency = <400000>;
  46. eeprom: eeprom@52 {
  47. compatible = "atmel,24c02";
  48. reg = <0x52>;
  49. };
  50. };
  51. &sdhci0 {
  52. status = "okay";
  53. };
  54. &spi1 {
  55. status = "okay";
  56. num-cs = <4>;
  57. is-decoded-cs = <0>;
  58. flash@1 {
  59. compatible = "sst25wf080", "jedec,spi-nor";
  60. reg = <1>;
  61. spi-max-frequency = <1000000>;
  62. partitions {
  63. compatible = "fixed-partitions";
  64. #address-cells = <1>;
  65. #size-cells = <1>;
  66. partition@0 {
  67. label = "data";
  68. reg = <0x0 0x100000>;
  69. };
  70. };
  71. };
  72. };
  73. &uart1 {
  74. status = "okay";
  75. };
  76. &usb0 {
  77. status = "okay";
  78. dr_mode = "host";
  79. usb-phy = <&usb_phy0>;
  80. };