vf610-cosmic.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright 2013 Freescale Semiconductor, Inc.
  4. * Copyright 2013 Linaro Limited
  5. */
  6. /dts-v1/;
  7. #include "vf610.dtsi"
  8. / {
  9. model = "PHYTEC Cosmic/Cosmic+ Board";
  10. compatible = "phytec,vf610-cosmic", "fsl,vf610";
  11. chosen {
  12. bootargs = "console=ttyLP1,115200";
  13. };
  14. memory@80000000 {
  15. device_type = "memory";
  16. reg = <0x80000000 0x10000000>;
  17. };
  18. enet_ext: enet_ext {
  19. compatible = "fixed-clock";
  20. #clock-cells = <0>;
  21. clock-frequency = <50000000>;
  22. };
  23. };
  24. &clks {
  25. clocks = <&sxosc>, <&fxosc>, <&enet_ext>;
  26. clock-names = "sxosc", "fxosc", "enet_ext";
  27. };
  28. &esdhc1 {
  29. pinctrl-names = "default";
  30. pinctrl-0 = <&pinctrl_esdhc1>;
  31. bus-width = <4>;
  32. status = "okay";
  33. };
  34. &fec1 {
  35. phy-mode = "rmii";
  36. pinctrl-names = "default";
  37. pinctrl-0 = <&pinctrl_fec1>;
  38. status = "okay";
  39. };
  40. &iomuxc {
  41. vf610-cosmic {
  42. pinctrl_esdhc1: esdhc1grp {
  43. fsl,pins = <
  44. VF610_PAD_PTA24__ESDHC1_CLK 0x31ef
  45. VF610_PAD_PTA25__ESDHC1_CMD 0x31ef
  46. VF610_PAD_PTA26__ESDHC1_DAT0 0x31ef
  47. VF610_PAD_PTA27__ESDHC1_DAT1 0x31ef
  48. VF610_PAD_PTA28__ESDHC1_DATA2 0x31ef
  49. VF610_PAD_PTA29__ESDHC1_DAT3 0x31ef
  50. VF610_PAD_PTB28__GPIO_98 0x219d
  51. >;
  52. };
  53. pinctrl_fec1: fec1grp {
  54. fsl,pins = <
  55. VF610_PAD_PTC9__ENET_RMII1_MDC 0x30d2
  56. VF610_PAD_PTC10__ENET_RMII1_MDIO 0x30d3
  57. VF610_PAD_PTC11__ENET_RMII1_CRS 0x30d1
  58. VF610_PAD_PTC12__ENET_RMII1_RXD1 0x30d1
  59. VF610_PAD_PTC13__ENET_RMII1_RXD0 0x30d1
  60. VF610_PAD_PTC14__ENET_RMII1_RXER 0x30d1
  61. VF610_PAD_PTC15__ENET_RMII1_TXD1 0x30d2
  62. VF610_PAD_PTC16__ENET_RMII1_TXD0 0x30d2
  63. VF610_PAD_PTC17__ENET_RMII1_TXEN 0x30d2
  64. >;
  65. };
  66. pinctrl_uart1: uart1grp {
  67. fsl,pins = <
  68. VF610_PAD_PTB4__UART1_TX 0x21a2
  69. VF610_PAD_PTB5__UART1_RX 0x21a1
  70. >;
  71. };
  72. };
  73. };
  74. &uart1 {
  75. pinctrl-names = "default";
  76. pinctrl-0 = <&pinctrl_uart1>;
  77. status = "okay";
  78. };