uniphier-ld6b-ref.dts 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. // SPDX-License-Identifier: GPL-2.0+ OR MIT
  2. //
  3. // Device Tree Source for UniPhier LD6b Reference Board
  4. //
  5. // Copyright (C) 2015-2016 Socionext Inc.
  6. // Author: Masahiro Yamada <[email protected]>
  7. /dts-v1/;
  8. #include "uniphier-ld6b.dtsi"
  9. #include "uniphier-ref-daughter.dtsi"
  10. #include "uniphier-support-card.dtsi"
  11. / {
  12. model = "UniPhier LD6b Reference Board";
  13. compatible = "socionext,uniphier-ld6b-ref", "socionext,uniphier-ld6b";
  14. chosen {
  15. stdout-path = "serial0:115200n8";
  16. };
  17. aliases {
  18. serial0 = &serial0;
  19. serial1 = &serial1;
  20. serial2 = &serial2;
  21. serial3 = &serialsc;
  22. i2c0 = &i2c0;
  23. i2c1 = &i2c1;
  24. i2c2 = &i2c2;
  25. i2c3 = &i2c3;
  26. i2c4 = &i2c4;
  27. i2c5 = &i2c5;
  28. i2c6 = &i2c6;
  29. ethernet0 = &eth;
  30. };
  31. memory@80000000 {
  32. device_type = "memory";
  33. reg = <0x80000000 0x80000000>;
  34. };
  35. };
  36. &ethsc {
  37. interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
  38. };
  39. &serialsc {
  40. interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
  41. };
  42. &serial0 {
  43. status = "okay";
  44. };
  45. &serial1 {
  46. status = "okay";
  47. };
  48. &serial2 {
  49. status = "okay";
  50. };
  51. &gpio {
  52. xirq4-hog {
  53. gpio-hog;
  54. gpios = <UNIPHIER_GPIO_IRQ(4) 0>;
  55. input;
  56. };
  57. };
  58. &i2c0 {
  59. status = "okay";
  60. };
  61. &sd {
  62. status = "okay";
  63. };
  64. &eth {
  65. status = "okay";
  66. phy-handle = <&ethphy>;
  67. };
  68. &mdio {
  69. ethphy: ethernet-phy@0 {
  70. reg = <0>;
  71. };
  72. };
  73. &usb0 {
  74. status = "okay";
  75. };
  76. &usb1 {
  77. status = "okay";
  78. };
  79. &nand {
  80. status = "okay";
  81. nand@0 {
  82. reg = <0>;
  83. };
  84. };