tegra30-asus-nexus7-tilapia.dtsi 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include "tegra30-asus-nexus7-grouper-common.dtsi"
  3. #include "tegra30-asus-nexus7-tilapia-memory-timings.dtsi"
  4. / {
  5. compatible = "asus,tilapia", "asus,grouper", "nvidia,tegra30";
  6. display-panel {
  7. enable-gpios = <&gpio TEGRA_GPIO(V, 6) GPIO_ACTIVE_HIGH>;
  8. panel-timing {
  9. clock-frequency = <81750000>;
  10. hactive = <800>;
  11. vactive = <1280>;
  12. hfront-porch = <64>;
  13. hback-porch = <128>;
  14. hsync-len = <64>;
  15. vsync-len = <1>;
  16. vfront-porch = <5>;
  17. vback-porch = <2>;
  18. };
  19. };
  20. gpio@6000d000 {
  21. init-mode-3g-hog {
  22. gpio-hog;
  23. gpios = <TEGRA_GPIO(D, 2) GPIO_ACTIVE_HIGH>,
  24. <TEGRA_GPIO(C, 6) GPIO_ACTIVE_HIGH>,
  25. <TEGRA_GPIO(W, 3) GPIO_ACTIVE_HIGH>,
  26. <TEGRA_GPIO(P, 1) GPIO_ACTIVE_HIGH>,
  27. <TEGRA_GPIO(X, 5) GPIO_ACTIVE_HIGH>,
  28. <TEGRA_GPIO(U, 5) GPIO_ACTIVE_HIGH>,
  29. <TEGRA_GPIO(X, 7) GPIO_ACTIVE_HIGH>,
  30. <TEGRA_GPIO(X, 0) GPIO_ACTIVE_HIGH>,
  31. <TEGRA_GPIO(EE, 1) GPIO_ACTIVE_HIGH>,
  32. <TEGRA_GPIO(Y, 2) GPIO_ACTIVE_HIGH>,
  33. <TEGRA_GPIO(Y, 3) GPIO_ACTIVE_HIGH>,
  34. <TEGRA_GPIO(R, 7) GPIO_ACTIVE_HIGH>,
  35. <TEGRA_GPIO(U, 4) GPIO_ACTIVE_HIGH>,
  36. <TEGRA_GPIO(U, 3) GPIO_ACTIVE_HIGH>,
  37. <TEGRA_GPIO(N, 1) GPIO_ACTIVE_HIGH>,
  38. <TEGRA_GPIO(N, 2) GPIO_ACTIVE_HIGH>,
  39. <TEGRA_GPIO(N, 0) GPIO_ACTIVE_HIGH>,
  40. <TEGRA_GPIO(N, 3) GPIO_ACTIVE_HIGH>;
  41. output-low;
  42. };
  43. };
  44. pinmux@70000868 {
  45. state_default: pinmux {
  46. lcd_dc1_pd2 {
  47. nvidia,pins = "lcd_dc1_pd2";
  48. nvidia,function = "displaya";
  49. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  50. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  51. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  52. };
  53. lcd_pwr2_pc6 {
  54. nvidia,pins = "lcd_pwr2_pc6";
  55. nvidia,function = "displaya";
  56. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  57. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  58. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  59. };
  60. spi2_cs2_n_pw3 {
  61. nvidia,pins = "spi2_cs2_n_pw3";
  62. nvidia,function = "spi2";
  63. nvidia,pull = <TEGRA_PIN_PULL_UP>;
  64. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  65. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  66. };
  67. dap3_din_pp1 {
  68. nvidia,pins = "dap3_din_pp1";
  69. nvidia,function = "i2s2";
  70. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  71. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  72. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  73. };
  74. spi1_sck_px5 {
  75. nvidia,pins = "spi1_sck_px5";
  76. nvidia,function = "spi1";
  77. nvidia,pull = <TEGRA_PIN_PULL_UP>;
  78. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  79. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  80. };
  81. pu5 {
  82. nvidia,pins = "pu5";
  83. nvidia,function = "pwm2";
  84. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  85. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  86. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  87. };
  88. spi1_miso_px7 {
  89. nvidia,pins = "spi1_miso_px7";
  90. nvidia,function = "spi1";
  91. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  92. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  93. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  94. };
  95. spi2_mosi_px0 {
  96. nvidia,pins = "spi2_mosi_px0";
  97. nvidia,function = "spi2";
  98. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  99. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  100. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  101. };
  102. clk3_req_pee1 {
  103. nvidia,pins = "clk3_req_pee1";
  104. nvidia,function = "dev3";
  105. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  106. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  107. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  108. };
  109. ulpi_nxt_py2 {
  110. nvidia,pins = "ulpi_nxt_py2";
  111. nvidia,function = "uartd";
  112. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  113. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  114. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  115. };
  116. ulpi_stp_py3 {
  117. nvidia,pins = "ulpi_stp_py3";
  118. nvidia,function = "uartd";
  119. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  120. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  121. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  122. };
  123. kb_row7_pr7 {
  124. nvidia,pins = "kb_row7_pr7";
  125. nvidia,function = "kbc";
  126. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  127. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  128. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  129. };
  130. pu4 {
  131. nvidia,pins = "pu4";
  132. nvidia,function = "pwm1";
  133. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  134. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  135. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  136. };
  137. pu3 {
  138. nvidia,pins = "pu3";
  139. nvidia,function = "rsvd4";
  140. nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
  141. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  142. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  143. };
  144. kb_row15_ps7 {
  145. nvidia,pins = "kb_row15_ps7";
  146. nvidia,function = "kbc";
  147. nvidia,pull = <TEGRA_PIN_PULL_NONE>;
  148. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  149. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  150. };
  151. dap3_sclk_pp3 {
  152. nvidia,pins = "dap3_sclk_pp3";
  153. nvidia,function = "i2s2";
  154. nvidia,pull = <TEGRA_PIN_PULL_NONE>;
  155. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  156. nvidia,enable-input = <TEGRA_PIN_DISABLE>;
  157. };
  158. kb_row3_pr3 {
  159. nvidia,pins = "kb_row3_pr3",
  160. "kb_row13_ps5";
  161. nvidia,function = "kbc";
  162. nvidia,pull = <TEGRA_PIN_PULL_UP>;
  163. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  164. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  165. };
  166. kb_row13_ps5 {
  167. nvidia,pins = "kb_row13_ps5";
  168. nvidia,function = "kbc";
  169. nvidia,pull = <TEGRA_PIN_PULL_UP>;
  170. nvidia,tristate = <TEGRA_PIN_DISABLE>;
  171. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  172. };
  173. gmi_wp_n_pc7 {
  174. nvidia,pins = "gmi_wp_n_pc7",
  175. "gmi_wait_pi7",
  176. "gmi_cs4_n_pk2",
  177. "gmi_cs3_n_pk4";
  178. nvidia,function = "rsvd1";
  179. nvidia,pull = <TEGRA_PIN_PULL_NONE>;
  180. nvidia,tristate = <TEGRA_PIN_ENABLE>;
  181. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  182. };
  183. gmi_cs6_n_pi3 {
  184. nvidia,pins = "gmi_cs6_n_pi3";
  185. nvidia,function = "gmi";
  186. nvidia,pull = <TEGRA_PIN_PULL_NONE>;
  187. nvidia,tristate = <TEGRA_PIN_ENABLE>;
  188. nvidia,enable-input = <TEGRA_PIN_ENABLE>;
  189. };
  190. };
  191. };
  192. i2c@7000c500 {
  193. proximity-sensor@28 {
  194. compatible = "microchip,cap1106";
  195. reg = <0x28>;
  196. /*
  197. * Binding doesn't support specifying linux,input-type
  198. * and this results in unwanted key-presses handled by
  199. * applications, hence keep it disabled for now.
  200. */
  201. status = "disabled";
  202. interrupt-parent = <&gpio>;
  203. interrupts = <TEGRA_GPIO(R, 3) IRQ_TYPE_LEVEL_HIGH>;
  204. linux,keycodes = <KEY_RESERVED>,
  205. <KEY_RESERVED>,
  206. <KEY_RESERVED>,
  207. <KEY_RESERVED>,
  208. <KEY_RESERVED>,
  209. <SW_FRONT_PROXIMITY>;
  210. };
  211. nfc@2a {
  212. compatible = "nxp,pn544-i2c";
  213. reg = <0x2a>;
  214. interrupt-parent = <&gpio>;
  215. interrupts = <TEGRA_GPIO(S, 7) IRQ_TYPE_EDGE_RISING>;
  216. enable-gpios = <&gpio TEGRA_GPIO(P, 0) GPIO_ACTIVE_HIGH>;
  217. firmware-gpios = <&gpio TEGRA_GPIO(P, 3) GPIO_ACTIVE_HIGH>;
  218. };
  219. };
  220. };