rk3288-veyron-brain.dts 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Google Veyron Brain Rev 0 board device tree source
  4. *
  5. * Copyright 2014 Google, Inc
  6. */
  7. /dts-v1/;
  8. #include "rk3288-veyron.dtsi"
  9. #include "rk3288-veyron-broadcom-bluetooth.dtsi"
  10. / {
  11. model = "Google Brain";
  12. compatible = "google,veyron-brain-rev0", "google,veyron-brain",
  13. "google,veyron", "rockchip,rk3288";
  14. vcc33_sys: vcc33-sys {
  15. vin-supply = <&vcc_5v>;
  16. };
  17. vcc33_io: vcc33_io {
  18. compatible = "regulator-fixed";
  19. regulator-name = "vcc33_io";
  20. regulator-always-on;
  21. regulator-boot-on;
  22. vin-supply = <&vcc33_sys>;
  23. /* This is gated by vcc_18 too */
  24. };
  25. /* This turns on vbus for host2 and otg (dwc2) */
  26. vcc5_host2: vcc5-host2-regulator {
  27. compatible = "regulator-fixed";
  28. enable-active-high;
  29. gpio = <&gpio0 RK_PB4 GPIO_ACTIVE_HIGH>;
  30. pinctrl-names = "default";
  31. pinctrl-0 = <&usb2_pwr_en>;
  32. regulator-name = "vcc5_host2";
  33. regulator-always-on;
  34. regulator-boot-on;
  35. };
  36. };
  37. &pinctrl {
  38. pinctrl-names = "default";
  39. pinctrl-0 = <
  40. /* Common for sleep and wake, but no owners */
  41. &ddr0_retention
  42. &ddrio_pwroff
  43. &global_pwroff
  44. >;
  45. hdmi {
  46. vcc50_hdmi_en: vcc50-hdmi-en {
  47. rockchip,pins = <7 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
  48. };
  49. };
  50. pmic {
  51. dvs_1: dvs-1 {
  52. rockchip,pins = <7 RK_PB3 RK_FUNC_GPIO &pcfg_pull_down>;
  53. };
  54. dvs_2: dvs-2 {
  55. rockchip,pins = <7 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>;
  56. };
  57. };
  58. usb-host {
  59. usb2_pwr_en: usb2-pwr-en {
  60. rockchip,pins = <0 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
  61. };
  62. };
  63. };
  64. &rk808 {
  65. pinctrl-names = "default";
  66. pinctrl-0 = <&pmic_int_l &dvs_1 &dvs_2>;
  67. dvs-gpios = <&gpio7 RK_PB3 GPIO_ACTIVE_HIGH>,
  68. <&gpio7 RK_PB7 GPIO_ACTIVE_HIGH>;
  69. /delete-property/ vcc6-supply;
  70. regulators {
  71. /* vcc33_io is sourced directly from vcc33_sys */
  72. /delete-node/ LDO_REG1;
  73. /* This is not a pwren anymore, but the real power supply */
  74. vdd10_lcd: LDO_REG7 {
  75. regulator-always-on;
  76. regulator-boot-on;
  77. regulator-min-microvolt = <1000000>;
  78. regulator-max-microvolt = <1000000>;
  79. regulator-name = "vdd10_lcd";
  80. regulator-suspend-mem-disabled;
  81. };
  82. vcc18_hdmi: SWITCH_REG2 {
  83. regulator-always-on;
  84. regulator-boot-on;
  85. regulator-name = "vcc18_hdmi";
  86. regulator-suspend-mem-disabled;
  87. };
  88. };
  89. };
  90. &vcc50_hdmi {
  91. enable-active-high;
  92. gpio = <&gpio7 RK_PA2 GPIO_ACTIVE_HIGH>;
  93. pinctrl-names = "default";
  94. pinctrl-0 = <&vcc50_hdmi_en>;
  95. };