r8a7742-iwg21m.dtsi 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree Source for the iWave RZ/G1H Qseven SOM
  4. *
  5. * Copyright (C) 2020 Renesas Electronics Corp.
  6. */
  7. #include "r8a7742.dtsi"
  8. #include <dt-bindings/gpio/gpio.h>
  9. / {
  10. compatible = "iwave,g21m", "renesas,r8a7742";
  11. memory@40000000 {
  12. device_type = "memory";
  13. reg = <0 0x40000000 0 0x40000000>;
  14. };
  15. memory@200000000 {
  16. device_type = "memory";
  17. reg = <2 0x00000000 0 0x40000000>;
  18. };
  19. reg_3p3v: 3p3v {
  20. compatible = "regulator-fixed";
  21. regulator-name = "3P3V";
  22. regulator-min-microvolt = <3300000>;
  23. regulator-max-microvolt = <3300000>;
  24. regulator-always-on;
  25. regulator-boot-on;
  26. };
  27. };
  28. &extal_clk {
  29. clock-frequency = <20000000>;
  30. };
  31. &gpio0 {
  32. /* GP0_18 set low to select QSPI. Doing so will disable VIN2 */
  33. qspi-en-hog {
  34. gpio-hog;
  35. gpios = <18 GPIO_ACTIVE_HIGH>;
  36. output-low;
  37. line-name = "QSPI_EN";
  38. };
  39. };
  40. &i2c0 {
  41. pinctrl-0 = <&i2c0_pins>;
  42. pinctrl-names = "default";
  43. status = "okay";
  44. clock-frequency = <400000>;
  45. rtc@68 {
  46. compatible = "ti,bq32000";
  47. reg = <0x68>;
  48. interrupt-parent = <&gpio1>;
  49. interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
  50. };
  51. };
  52. &mmcif1 {
  53. pinctrl-0 = <&mmc1_pins>;
  54. pinctrl-names = "default";
  55. vmmc-supply = <&reg_3p3v>;
  56. bus-width = <4>;
  57. non-removable;
  58. status = "okay";
  59. };
  60. &pfc {
  61. i2c0_pins: i2c0 {
  62. groups = "i2c0";
  63. function = "i2c0";
  64. };
  65. mmc1_pins: mmc1 {
  66. groups = "mmc1_data4", "mmc1_ctrl";
  67. function = "mmc1";
  68. };
  69. qspi_pins: qspi {
  70. groups = "qspi_ctrl", "qspi_data2";
  71. function = "qspi";
  72. };
  73. };
  74. &qspi {
  75. pinctrl-0 = <&qspi_pins>;
  76. pinctrl-names = "default";
  77. status = "okay";
  78. flash: flash@0 {
  79. compatible = "sst,sst25vf016b", "jedec,spi-nor";
  80. reg = <0>;
  81. spi-max-frequency = <50000000>;
  82. m25p,fast-read;
  83. spi-cpol;
  84. spi-cpha;
  85. partitions {
  86. compatible = "fixed-partitions";
  87. #address-cells = <1>;
  88. #size-cells = <1>;
  89. partition@0 {
  90. label = "bootloader";
  91. reg = <0x00000000 0x000c0000>;
  92. read-only;
  93. };
  94. partition@c0000 {
  95. label = "env";
  96. reg = <0x000c0000 0x00002000>;
  97. };
  98. partition@c2000 {
  99. label = "user";
  100. reg = <0x000c2000 0x0013e000>;
  101. };
  102. };
  103. };
  104. };