omap3-ha-lcd.dts 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
  4. * Copyright (C) 2014 Stefan Roese <[email protected]>
  5. */
  6. #include "omap3-ha-common.dtsi"
  7. / {
  8. model = "TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOM";
  9. compatible = "headacoustics,omap3-ha-lcd", "technexion,omap3-tao3530", "ti,omap3430", "ti,omap34xx", "ti,omap3";
  10. };
  11. &omap3_pmx_core {
  12. pinctrl-names = "default";
  13. pinctrl-0 = <
  14. &hsusbb2_pins
  15. &powerdown_input_pins
  16. &fpga_boot0_pins
  17. &fpga_boot1_pins
  18. &led_blue_pins
  19. &led_green_pins
  20. &led_red_pins
  21. &touchscreen_wake_pins
  22. >;
  23. touchscreen_irq_pins: pinmux_touchscreen_irq_pins {
  24. pinctrl-single,pins = <
  25. OMAP3_CORE1_IOPAD(0x2164, PIN_INPUT_PULLUP | MUX_MODE4) /* gpio_136, Touchscreen IRQ */
  26. >;
  27. };
  28. touchscreen_wake_pins: pinmux_touchscreen_wake_pins {
  29. pinctrl-single,pins = <
  30. OMAP3_CORE1_IOPAD(0x212c, PIN_OUTPUT_PULLUP | MUX_MODE4) /* gpio_110, Touchscreen Wake */
  31. >;
  32. };
  33. dss_dpi_pins: pinmux_dss_dpi_pins {
  34. pinctrl-single,pins = <
  35. OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0) /* dss_pclk.dss_pclk */
  36. OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0) /* dss_hsync.dss_hsync */
  37. OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0) /* dss_vsync.dss_vsync */
  38. OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0) /* dss_acbias.dss_acbias */
  39. OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE0) /* dss_data0.dss_data0 */
  40. OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE0) /* dss_data1.dss_data1 */
  41. OMAP3_CORE1_IOPAD(0x20e0, PIN_OUTPUT | MUX_MODE0) /* dss_data2.dss_data2 */
  42. OMAP3_CORE1_IOPAD(0x20e2, PIN_OUTPUT | MUX_MODE0) /* dss_data3.dss_data3 */
  43. OMAP3_CORE1_IOPAD(0x20e4, PIN_OUTPUT | MUX_MODE0) /* dss_data4.dss_data4 */
  44. OMAP3_CORE1_IOPAD(0x20e6, PIN_OUTPUT | MUX_MODE0) /* dss_data5.dss_data5 */
  45. OMAP3_CORE1_IOPAD(0x20e8, PIN_OUTPUT | MUX_MODE0) /* dss_data6.dss_data6 */
  46. OMAP3_CORE1_IOPAD(0x20ea, PIN_OUTPUT | MUX_MODE0) /* dss_data7.dss_data7 */
  47. OMAP3_CORE1_IOPAD(0x20ec, PIN_OUTPUT | MUX_MODE0) /* dss_data8.dss_data8 */
  48. OMAP3_CORE1_IOPAD(0x20ee, PIN_OUTPUT | MUX_MODE0) /* dss_data9.dss_data9 */
  49. OMAP3_CORE1_IOPAD(0x20f0, PIN_OUTPUT | MUX_MODE0) /* dss_data10.dss_data10 */
  50. OMAP3_CORE1_IOPAD(0x20f2, PIN_OUTPUT | MUX_MODE0) /* dss_data11.dss_data11 */
  51. OMAP3_CORE1_IOPAD(0x20f4, PIN_OUTPUT | MUX_MODE0) /* dss_data12.dss_data12 */
  52. OMAP3_CORE1_IOPAD(0x20f6, PIN_OUTPUT | MUX_MODE0) /* dss_data13.dss_data13 */
  53. OMAP3_CORE1_IOPAD(0x20f8, PIN_OUTPUT | MUX_MODE0) /* dss_data14.dss_data14 */
  54. OMAP3_CORE1_IOPAD(0x20fa, PIN_OUTPUT | MUX_MODE0) /* dss_data15.dss_data15 */
  55. OMAP3_CORE1_IOPAD(0x20fc, PIN_OUTPUT | MUX_MODE0) /* dss_data16.dss_data16 */
  56. OMAP3_CORE1_IOPAD(0x20fe, PIN_OUTPUT | MUX_MODE0) /* dss_data17.dss_data17 */
  57. OMAP3_CORE1_IOPAD(0x2100, PIN_OUTPUT | MUX_MODE0) /* dss_data18.dss_data18 */
  58. OMAP3_CORE1_IOPAD(0x2102, PIN_OUTPUT | MUX_MODE0) /* dss_data19.dss_data19 */
  59. OMAP3_CORE1_IOPAD(0x2104, PIN_OUTPUT | MUX_MODE0) /* dss_data20.dss_data20 */
  60. OMAP3_CORE1_IOPAD(0x2106, PIN_OUTPUT | MUX_MODE0) /* dss_data21.dss_data21 */
  61. OMAP3_CORE1_IOPAD(0x2108, PIN_OUTPUT | MUX_MODE0) /* dss_data22.dss_data22 */
  62. OMAP3_CORE1_IOPAD(0x210a, PIN_OUTPUT | MUX_MODE0) /* dss_data23.dss_data23 */
  63. >;
  64. };
  65. lte430_pins: pinmux_lte430_pins {
  66. pinctrl-single,pins = <
  67. OMAP3_CORE1_IOPAD(0x2168, PIN_OUTPUT | MUX_MODE4) /* sdmmc2_dat6.gpio_138 */
  68. >;
  69. };
  70. backlight_pins: pinmux_backlight_pins {
  71. pinctrl-single,pins = <
  72. OMAP3_CORE1_IOPAD(0x216a, PIN_OUTPUT | MUX_MODE4) /* sdmmc2_dat7.gpio_139 */
  73. >;
  74. };
  75. };
  76. /* I2C2: mux'ed with GPIO168 which is connected to nKILL_POWER */
  77. &i2c2 {
  78. status = "disabled";
  79. };
  80. &i2c3 {
  81. clock-frequency = <100000>;
  82. pinctrl-names = "default";
  83. pinctrl-0 = <&i2c3_pins>;
  84. };
  85. /* Needed to power the DPI pins */
  86. &vpll2 {
  87. regulator-always-on;
  88. };
  89. &dss {
  90. status = "okay";
  91. pinctrl-names = "default";
  92. pinctrl-0 = <&dss_dpi_pins>;
  93. port {
  94. dpi_out: endpoint {
  95. remote-endpoint = <&lcd_in>;
  96. data-lines = <24>;
  97. };
  98. };
  99. };
  100. / {
  101. aliases {
  102. display0 = &lcd0;
  103. };
  104. lcd0: display {
  105. compatible = "panel-dpi";
  106. label = "lcd";
  107. pinctrl-names = "default";
  108. pinctrl-0 = <&lte430_pins>;
  109. enable-gpios = <&gpio5 10 GPIO_ACTIVE_LOW>; /* gpio_138 */
  110. port {
  111. lcd_in: endpoint {
  112. remote-endpoint = <&dpi_out>;
  113. };
  114. };
  115. panel-timing {
  116. clock-frequency = <31250000>;
  117. hactive = <800>;
  118. vactive = <480>;
  119. hfront-porch = <40>;
  120. hback-porch = <86>;
  121. hsync-len = <1>;
  122. vback-porch = <30>;
  123. vfront-porch = <13>;
  124. vsync-len = <3>;
  125. hsync-active = <0>;
  126. vsync-active = <0>;
  127. de-active = <1>;
  128. pixelclk-active = <1>;
  129. };
  130. };
  131. backlight {
  132. compatible = "gpio-backlight";
  133. pinctrl-names = "default";
  134. pinctrl-0 = <&backlight_pins>;
  135. gpios = <&gpio5 11 GPIO_ACTIVE_HIGH>; /* gpio_139 */
  136. default-on;
  137. };
  138. };