omap3-ha-common.dtsi 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
  4. * Copyright (C) 2014 Stefan Roese <[email protected]>
  5. */
  6. #include "omap3-tao3530.dtsi"
  7. / {
  8. gpio_poweroff {
  9. pinctrl-names = "default";
  10. pinctrl-0 = <&poweroff_pins>;
  11. compatible = "gpio-poweroff";
  12. gpios = <&gpio6 8 GPIO_ACTIVE_LOW>; /* GPIO 168 */
  13. };
  14. };
  15. &omap3_pmx_core {
  16. sound2_pins: pinmux_sound2_pins {
  17. pinctrl-single,pins = <
  18. OMAP3_CORE1_IOPAD(0x209e, PIN_OUTPUT | MUX_MODE4) /* gpmc_d8 gpio_44 */
  19. >;
  20. };
  21. led_blue_pins: pinmux_led_blue_pins {
  22. pinctrl-single,pins = <
  23. OMAP3_CORE1_IOPAD(0x2110, PIN_OUTPUT | MUX_MODE4) /* cam_xclka gpio_96, LED blue */
  24. >;
  25. };
  26. led_green_pins: pinmux_led_green_pins {
  27. pinctrl-single,pins = <
  28. OMAP3_CORE1_IOPAD(0x2126, PIN_OUTPUT | MUX_MODE4) /* cam_d8 gpio_107, LED green */
  29. >;
  30. };
  31. led_red_pins: pinmux_led_red_pins {
  32. pinctrl-single,pins = <
  33. OMAP3_CORE1_IOPAD(0x212e, PIN_OUTPUT_PULLUP | MUX_MODE4) /* cam_xclkb gpio_111, LED red */
  34. >;
  35. };
  36. poweroff_pins: pinmux_poweroff_pins {
  37. pinctrl-single,pins = <
  38. OMAP3_CORE1_IOPAD(0x21be, PIN_OUTPUT_PULLUP | MUX_MODE4) /* i2c2_scl gpio_168 */
  39. >;
  40. };
  41. powerdown_input_pins: pinmux_powerdown_input_pins {
  42. pinctrl-single,pins = <
  43. OMAP3_CORE1_IOPAD(0x21c0, PIN_INPUT_PULLUP | MUX_MODE4) /* i2c2_sda gpio_183 */
  44. >;
  45. };
  46. fpga_boot0_pins: fpga_boot0_pins {
  47. pinctrl-single,pins = <
  48. OMAP3_CORE1_IOPAD(0x211a, PIN_INPUT | MUX_MODE4) /* cam_d2 gpio_101 */
  49. OMAP3_CORE1_IOPAD(0x211c, PIN_OUTPUT | MUX_MODE4) /* cam_d3 gpio_102 */
  50. OMAP3_CORE1_IOPAD(0x211e, PIN_OUTPUT | MUX_MODE4) /* cam_d4 gpio_103 */
  51. OMAP3_CORE1_IOPAD(0x2120, PIN_INPUT_PULLUP | MUX_MODE4) /* cam_d5 gpio_104 */
  52. >;
  53. };
  54. fpga_boot1_pins: fpga_boot1_pins {
  55. pinctrl-single,pins = <
  56. OMAP3_CORE1_IOPAD(0x20a2, PIN_INPUT | MUX_MODE4) /* gpmc_d10 gpio_46 */
  57. OMAP3_CORE1_IOPAD(0x20a4, PIN_OUTPUT | MUX_MODE4) /* gpmc_d11 gpio_47 */
  58. OMAP3_CORE1_IOPAD(0x20a6, PIN_OUTPUT | MUX_MODE4) /* gpmc_d12 gpio_48 */
  59. OMAP3_CORE1_IOPAD(0x20a8, PIN_INPUT_PULLUP | MUX_MODE4) /* gpmc_d13 gpio_49 */
  60. >;
  61. };
  62. };
  63. /* I2C2: mux'ed with GPIO168 which is connected to nKILL_POWER */
  64. &i2c2 {
  65. status = "disabled";
  66. };
  67. &i2c3 {
  68. clock-frequency = <100000>;
  69. pinctrl-names = "default";
  70. pinctrl-0 = <&i2c3_pins>;
  71. };