omap3-evm-37xx.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/
  4. */
  5. /dts-v1/;
  6. #include "omap36xx.dtsi"
  7. #include "omap3-evm-common.dtsi"
  8. #include "omap3-evm-processor-common.dtsi"
  9. / {
  10. model = "TI OMAP37XX EVM (TMDSEVM3730)";
  11. compatible = "ti,omap3-evm-37xx", "ti,omap3630", "ti,omap3";
  12. };
  13. &omap3_pmx_core2 {
  14. pinctrl-names = "default";
  15. pinctrl-0 = <&hsusb2_2_pins>;
  16. ehci_phy_pins: pinmux_ehci_phy_pins {
  17. pinctrl-single,pins = <
  18. /* EHCI PHY reset GPIO etk_d7.gpio_21 */
  19. OMAP3630_CORE2_IOPAD(0x25ea, PIN_OUTPUT | MUX_MODE4)
  20. /* EHCI VBUS etk_d8.gpio_22 */
  21. OMAP3630_CORE2_IOPAD(0x25ec, PIN_OUTPUT | MUX_MODE4)
  22. >;
  23. };
  24. /* Used by OHCI and EHCI. OHCI won't work without external phy */
  25. hsusb2_2_pins: pinmux_hsusb2_2_pins {
  26. pinctrl-single,pins = <
  27. /* etk_d10.hsusb2_clk */
  28. OMAP3630_CORE2_IOPAD(0x25f0, PIN_OUTPUT | MUX_MODE3)
  29. /* etk_d11.hsusb2_stp */
  30. OMAP3630_CORE2_IOPAD(0x25f2, PIN_OUTPUT | MUX_MODE3)
  31. /* etk_d12.hsusb2_dir */
  32. OMAP3630_CORE2_IOPAD(0x25f4, PIN_INPUT_PULLDOWN | MUX_MODE3)
  33. /* etk_d13.hsusb2_nxt */
  34. OMAP3630_CORE2_IOPAD(0x25f6, PIN_INPUT_PULLDOWN | MUX_MODE3)
  35. /* etk_d14.hsusb2_data0 */
  36. OMAP3630_CORE2_IOPAD(0x25f8, PIN_INPUT_PULLDOWN | MUX_MODE3)
  37. /* etk_d15.hsusb2_data1 */
  38. OMAP3630_CORE2_IOPAD(0x25fa, PIN_INPUT_PULLDOWN | MUX_MODE3)
  39. >;
  40. };
  41. };
  42. &gpmc {
  43. nand@0,0 {
  44. compatible = "ti,omap2-nand";
  45. reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
  46. interrupt-parent = <&gpmc>;
  47. interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
  48. <1 IRQ_TYPE_NONE>; /* termcount */
  49. linux,mtd-name = "hynix,h8kds0un0mer-4em";
  50. nand-bus-width = <16>;
  51. gpmc,device-width = <2>;
  52. ti,nand-ecc-opt = "bch8";
  53. gpmc,sync-clk-ps = <0>;
  54. gpmc,cs-on-ns = <0>;
  55. gpmc,cs-rd-off-ns = <44>;
  56. gpmc,cs-wr-off-ns = <44>;
  57. gpmc,adv-on-ns = <6>;
  58. gpmc,adv-rd-off-ns = <34>;
  59. gpmc,adv-wr-off-ns = <44>;
  60. gpmc,we-off-ns = <40>;
  61. gpmc,oe-off-ns = <54>;
  62. gpmc,access-ns = <64>;
  63. gpmc,rd-cycle-ns = <82>;
  64. gpmc,wr-cycle-ns = <82>;
  65. gpmc,wr-access-ns = <40>;
  66. gpmc,wr-data-mux-bus-ns = <0>;
  67. #address-cells = <1>;
  68. #size-cells = <1>;
  69. partition@0 {
  70. label = "X-Loader";
  71. reg = <0 0x80000>;
  72. };
  73. partition@80000 {
  74. label = "U-Boot";
  75. reg = <0x80000 0x1c0000>;
  76. };
  77. partition@1c0000 {
  78. label = "Environment";
  79. reg = <0x240000 0x40000>;
  80. };
  81. partition@280000 {
  82. label = "Kernel";
  83. reg = <0x280000 0x500000>;
  84. };
  85. partition@780000 {
  86. label = "Filesystem";
  87. reg = <0x780000 0x1f880000>;
  88. };
  89. };
  90. };