omap3-beagle-xm.dts 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/
  4. */
  5. /dts-v1/;
  6. #include "omap36xx.dtsi"
  7. / {
  8. model = "TI OMAP3 BeagleBoard xM";
  9. compatible = "ti,omap3-beagle-xm", "ti,omap3630", "ti,omap36xx", "ti,omap3";
  10. cpus {
  11. cpu@0 {
  12. cpu0-supply = <&vcc>;
  13. };
  14. };
  15. memory@80000000 {
  16. device_type = "memory";
  17. reg = <0x80000000 0x20000000>; /* 512 MB */
  18. };
  19. aliases {
  20. display0 = &dvi0;
  21. display1 = &tv0;
  22. ethernet = &ethernet;
  23. };
  24. /* fixed 26MHz oscillator */
  25. hfclk_26m: oscillator {
  26. #clock-cells = <0>;
  27. compatible = "fixed-clock";
  28. clock-frequency = <26000000>;
  29. };
  30. led-controller-1 {
  31. compatible = "gpio-leds";
  32. led-1 {
  33. label = "beagleboard::usr0";
  34. gpios = <&gpio5 22 GPIO_ACTIVE_HIGH>; /* 150 -> D6 LED */
  35. linux,default-trigger = "heartbeat";
  36. };
  37. led-2 {
  38. label = "beagleboard::usr1";
  39. gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>; /* 149 -> D7 LED */
  40. linux,default-trigger = "mmc0";
  41. };
  42. };
  43. led-controller-2 {
  44. compatible = "pwm-leds";
  45. led-3 {
  46. label = "beagleboard::pmu_stat";
  47. pwms = <&twl_pwmled 1 7812500>;
  48. max-brightness = <127>;
  49. };
  50. };
  51. sound {
  52. compatible = "ti,omap-twl4030";
  53. ti,model = "omap3beagle";
  54. ti,mcbsp = <&mcbsp2>;
  55. };
  56. gpio_keys {
  57. compatible = "gpio-keys";
  58. user {
  59. label = "user";
  60. gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
  61. linux,code = <0x114>;
  62. wakeup-source;
  63. };
  64. };
  65. /* HS USB Port 2 Power */
  66. hsusb2_power: hsusb2_power_reg {
  67. compatible = "regulator-fixed";
  68. regulator-name = "hsusb2_vbus";
  69. regulator-min-microvolt = <3300000>;
  70. regulator-max-microvolt = <3300000>;
  71. gpio = <&twl_gpio 18 GPIO_ACTIVE_HIGH>; /* GPIO LEDA */
  72. startup-delay-us = <70000>;
  73. };
  74. /* HS USB Host PHY on PORT 2 */
  75. hsusb2_phy: hsusb2_phy {
  76. compatible = "usb-nop-xceiv";
  77. reset-gpios = <&gpio5 19 GPIO_ACTIVE_LOW>; /* gpio_147 */
  78. vcc-supply = <&hsusb2_power>;
  79. #phy-cells = <0>;
  80. };
  81. tfp410: encoder0 {
  82. compatible = "ti,tfp410";
  83. powerdown-gpios = <&twl_gpio 2 GPIO_ACTIVE_LOW>;
  84. /* XXX pinctrl from twl */
  85. ports {
  86. #address-cells = <1>;
  87. #size-cells = <0>;
  88. port@0 {
  89. reg = <0>;
  90. tfp410_in: endpoint {
  91. remote-endpoint = <&dpi_out>;
  92. };
  93. };
  94. port@1 {
  95. reg = <1>;
  96. tfp410_out: endpoint {
  97. remote-endpoint = <&dvi_connector_in>;
  98. };
  99. };
  100. };
  101. };
  102. dvi0: connector0 {
  103. compatible = "dvi-connector";
  104. label = "dvi";
  105. digital;
  106. ddc-i2c-bus = <&i2c3>;
  107. port {
  108. dvi_connector_in: endpoint {
  109. remote-endpoint = <&tfp410_out>;
  110. };
  111. };
  112. };
  113. tv0: connector1 {
  114. compatible = "svideo-connector";
  115. label = "tv";
  116. port {
  117. tv_connector_in: endpoint {
  118. remote-endpoint = <&venc_out>;
  119. };
  120. };
  121. };
  122. etb@5401b000 {
  123. compatible = "arm,coresight-etb10", "arm,primecell";
  124. reg = <0x5401b000 0x1000>;
  125. clocks = <&emu_src_ck>;
  126. clock-names = "apb_pclk";
  127. in-ports {
  128. port {
  129. etb_in: endpoint {
  130. remote-endpoint = <&etm_out>;
  131. };
  132. };
  133. };
  134. };
  135. etm@54010000 {
  136. compatible = "arm,coresight-etm3x", "arm,primecell";
  137. reg = <0x54010000 0x1000>;
  138. clocks = <&emu_src_ck>;
  139. clock-names = "apb_pclk";
  140. out-ports {
  141. port {
  142. etm_out: endpoint {
  143. remote-endpoint = <&etb_in>;
  144. };
  145. };
  146. };
  147. };
  148. };
  149. &omap3_pmx_wkup {
  150. gpio1_pins: pinmux_gpio1_pins {
  151. pinctrl-single,pins = <
  152. OMAP3_WKUP_IOPAD(0x2a0e, PIN_INPUT | PIN_OFF_WAKEUPENABLE | MUX_MODE4) /* sys_boot2.gpio_4 */
  153. >;
  154. };
  155. dss_dpi_pins2: pinmux_dss_dpi_pins1 {
  156. pinctrl-single,pins = <
  157. OMAP3_WKUP_IOPAD(0x2a0a, PIN_OUTPUT | MUX_MODE3) /* sys_boot0.dss_data18 */
  158. OMAP3_WKUP_IOPAD(0x2a0c, PIN_OUTPUT | MUX_MODE3) /* sys_boot1.dss_data19 */
  159. OMAP3_WKUP_IOPAD(0x2a10, PIN_OUTPUT | MUX_MODE3) /* sys_boot3.dss_data20 */
  160. OMAP3_WKUP_IOPAD(0x2a12, PIN_OUTPUT | MUX_MODE3) /* sys_boot4.dss_data21 */
  161. OMAP3_WKUP_IOPAD(0x2a14, PIN_OUTPUT | MUX_MODE3) /* sys_boot5.dss_data22 */
  162. OMAP3_WKUP_IOPAD(0x2a16, PIN_OUTPUT | MUX_MODE3) /* sys_boot6.dss_data23 */
  163. >;
  164. };
  165. };
  166. &omap3_pmx_core {
  167. pinctrl-names = "default";
  168. pinctrl-0 = <
  169. &hsusb2_pins
  170. >;
  171. uart3_pins: pinmux_uart3_pins {
  172. pinctrl-single,pins = <
  173. OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | MUX_MODE0) /* uart3_rx_irrx.uart3_rx_irrx */
  174. OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0) /* uart3_tx_irtx.uart3_tx_irtx OUTPUT | MODE0 */
  175. >;
  176. };
  177. hsusb2_pins: pinmux_hsusb2_pins {
  178. pinctrl-single,pins = <
  179. OMAP3_CORE1_IOPAD(0x21d4, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi1_cs3.hsusb2_data2 */
  180. OMAP3_CORE1_IOPAD(0x21d6, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_clk.hsusb2_data7 */
  181. OMAP3_CORE1_IOPAD(0x21d8, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_simo.hsusb2_data4 */
  182. OMAP3_CORE1_IOPAD(0x21da, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_somi.hsusb2_data5 */
  183. OMAP3_CORE1_IOPAD(0x21dc, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_cs0.hsusb2_data6 */
  184. OMAP3_CORE1_IOPAD(0x21de, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_cs1.hsusb2_data3 */
  185. >;
  186. };
  187. dss_dpi_pins1: pinmux_dss_dpi_pins2 {
  188. pinctrl-single,pins = <
  189. OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0) /* dss_pclk.dss_pclk */
  190. OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0) /* dss_hsync.dss_hsync */
  191. OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0) /* dss_vsync.dss_vsync */
  192. OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0) /* dss_acbias.dss_acbias */
  193. OMAP3_CORE1_IOPAD(0x20e8, PIN_OUTPUT | MUX_MODE0) /* dss_data6.dss_data6 */
  194. OMAP3_CORE1_IOPAD(0x20ea, PIN_OUTPUT | MUX_MODE0) /* dss_data7.dss_data7 */
  195. OMAP3_CORE1_IOPAD(0x20ec, PIN_OUTPUT | MUX_MODE0) /* dss_data8.dss_data8 */
  196. OMAP3_CORE1_IOPAD(0x20ee, PIN_OUTPUT | MUX_MODE0) /* dss_data9.dss_data9 */
  197. OMAP3_CORE1_IOPAD(0x20f0, PIN_OUTPUT | MUX_MODE0) /* dss_data10.dss_data10 */
  198. OMAP3_CORE1_IOPAD(0x20f2, PIN_OUTPUT | MUX_MODE0) /* dss_data11.dss_data11 */
  199. OMAP3_CORE1_IOPAD(0x20f4, PIN_OUTPUT | MUX_MODE0) /* dss_data12.dss_data12 */
  200. OMAP3_CORE1_IOPAD(0x20f6, PIN_OUTPUT | MUX_MODE0) /* dss_data13.dss_data13 */
  201. OMAP3_CORE1_IOPAD(0x20f8, PIN_OUTPUT | MUX_MODE0) /* dss_data14.dss_data14 */
  202. OMAP3_CORE1_IOPAD(0x20fa, PIN_OUTPUT | MUX_MODE0) /* dss_data15.dss_data15 */
  203. OMAP3_CORE1_IOPAD(0x20fc, PIN_OUTPUT | MUX_MODE0) /* dss_data16.dss_data16 */
  204. OMAP3_CORE1_IOPAD(0x20fe, PIN_OUTPUT | MUX_MODE0) /* dss_data17.dss_data17 */
  205. OMAP3_CORE1_IOPAD(0x2100, PIN_OUTPUT | MUX_MODE3) /* dss_data18.dss_data0 */
  206. OMAP3_CORE1_IOPAD(0x2102, PIN_OUTPUT | MUX_MODE3) /* dss_data19.dss_data1 */
  207. OMAP3_CORE1_IOPAD(0x2104, PIN_OUTPUT | MUX_MODE3) /* dss_data20.dss_data2 */
  208. OMAP3_CORE1_IOPAD(0x2106, PIN_OUTPUT | MUX_MODE3) /* dss_data21.dss_data3 */
  209. OMAP3_CORE1_IOPAD(0x2108, PIN_OUTPUT | MUX_MODE3) /* dss_data22.dss_data4 */
  210. OMAP3_CORE1_IOPAD(0x210a, PIN_OUTPUT | MUX_MODE3) /* dss_data23.dss_data5 */
  211. >;
  212. };
  213. };
  214. &omap3_pmx_core2 {
  215. pinctrl-names = "default";
  216. pinctrl-0 = <
  217. &hsusb2_2_pins
  218. >;
  219. hsusb2_2_pins: pinmux_hsusb2_2_pins {
  220. pinctrl-single,pins = <
  221. OMAP3630_CORE2_IOPAD(0x25f0, PIN_OUTPUT | MUX_MODE3) /* etk_d10.hsusb2_clk */
  222. OMAP3630_CORE2_IOPAD(0x25f2, PIN_OUTPUT | MUX_MODE3) /* etk_d11.hsusb2_stp */
  223. OMAP3630_CORE2_IOPAD(0x25f4, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d12.hsusb2_dir */
  224. OMAP3630_CORE2_IOPAD(0x25f6, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d13.hsusb2_nxt */
  225. OMAP3630_CORE2_IOPAD(0x25f8, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d14.hsusb2_data0 */
  226. OMAP3630_CORE2_IOPAD(0x25fa, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d15.hsusb2_data1 */
  227. >;
  228. };
  229. };
  230. &i2c1 {
  231. clock-frequency = <2600000>;
  232. twl: twl@48 {
  233. reg = <0x48>;
  234. interrupts = <7>; /* SYS_NIRQ cascaded to intc */
  235. interrupt-parent = <&intc>;
  236. clocks = <&hfclk_26m>;
  237. clock-names = "fck";
  238. twl_audio: audio {
  239. compatible = "ti,twl4030-audio";
  240. codec {
  241. };
  242. };
  243. twl_power: power {
  244. compatible = "ti,twl4030-power-beagleboard-xm", "ti,twl4030-power-idle-osc-off";
  245. ti,use_poweroff;
  246. };
  247. };
  248. };
  249. #include "twl4030.dtsi"
  250. #include "twl4030_omap3.dtsi"
  251. &i2c2 {
  252. clock-frequency = <400000>;
  253. };
  254. &i2c3 {
  255. clock-frequency = <100000>;
  256. };
  257. &mmc1 {
  258. vmmc-supply = <&vmmc1>;
  259. vqmmc-supply = <&vsim>;
  260. bus-width = <8>;
  261. };
  262. &mmc2 {
  263. status = "disabled";
  264. };
  265. &mmc3 {
  266. status = "disabled";
  267. };
  268. &twl_gpio {
  269. ti,use-leds;
  270. /* pullups: BIT(1) */
  271. ti,pullups = <0x000002>;
  272. /*
  273. * pulldowns:
  274. * BIT(2), BIT(6), BIT(7), BIT(8), BIT(13)
  275. * BIT(15), BIT(16), BIT(17)
  276. */
  277. ti,pulldowns = <0x03a1c4>;
  278. };
  279. &usb_otg_hs {
  280. interface-type = <0>;
  281. usb-phy = <&usb2_phy>;
  282. phys = <&usb2_phy>;
  283. phy-names = "usb2-phy";
  284. mode = <3>;
  285. power = <50>;
  286. };
  287. &uart3 {
  288. interrupts-extended = <&intc 74 &omap3_pmx_core OMAP3_UART3_RX>;
  289. pinctrl-names = "default";
  290. pinctrl-0 = <&uart3_pins>;
  291. };
  292. &gpio1 {
  293. pinctrl-names = "default";
  294. pinctrl-0 = <&gpio1_pins>;
  295. };
  296. &usbhshost {
  297. port2-mode = "ehci-phy";
  298. };
  299. &usbhsehci {
  300. phys = <0 &hsusb2_phy>;
  301. #address-cells = <1>;
  302. #size-cells = <0>;
  303. hub@2 {
  304. compatible = "usb424,9514";
  305. reg = <2>;
  306. #address-cells = <1>;
  307. #size-cells = <0>;
  308. ethernet: ethernet@1 {
  309. compatible = "usb424,ec00";
  310. reg = <1>;
  311. };
  312. };
  313. };
  314. &vaux2 {
  315. regulator-name = "usb_1v8";
  316. regulator-min-microvolt = <1800000>;
  317. regulator-max-microvolt = <1800000>;
  318. regulator-always-on;
  319. };
  320. &mcbsp2 {
  321. status = "okay";
  322. };
  323. &dss {
  324. status = "okay";
  325. pinctrl-names = "default";
  326. pinctrl-0 = <
  327. &dss_dpi_pins1
  328. &dss_dpi_pins2
  329. >;
  330. port {
  331. dpi_out: endpoint {
  332. remote-endpoint = <&tfp410_in>;
  333. data-lines = <24>;
  334. };
  335. };
  336. };
  337. &venc {
  338. status = "okay";
  339. vdda-supply = <&vdac>;
  340. port {
  341. venc_out: endpoint {
  342. remote-endpoint = <&tv_connector_in>;
  343. ti,channels = <2>;
  344. };
  345. };
  346. };