nspire-classic.dtsi 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * linux/arch/arm/boot/nspire-classic.dts
  4. *
  5. * Copyright (C) 2013 Daniel Tang <[email protected]>
  6. */
  7. /include/ "nspire.dtsi"
  8. &lcd {
  9. port {
  10. clcd_pads: endpoint {
  11. remote-endpoint = <&panel_in>;
  12. };
  13. };
  14. };
  15. &fast_timer {
  16. /* compatible = "lsi,zevio-timer"; */
  17. reg = <0x90010000 0x1000>, <0x900a0010 0x8>;
  18. };
  19. &uart {
  20. compatible = "ns16550";
  21. reg-shift = <2>;
  22. reg-io-width = <4>;
  23. clocks = <&apb_pclk>;
  24. no-loopback-test;
  25. };
  26. &timer0 {
  27. /* compatible = "lsi,zevio-timer"; */
  28. reg = <0x900c0000 0x1000>, <0x900a0018 0x8>;
  29. };
  30. &timer1 {
  31. compatible = "lsi,zevio-timer";
  32. reg = <0x900d0000 0x1000>, <0x900a0020 0x8>;
  33. };
  34. &keypad {
  35. active-low;
  36. };
  37. &base_clk {
  38. compatible = "lsi,nspire-classic-clock";
  39. };
  40. &ahb_clk {
  41. compatible = "lsi,nspire-classic-ahb-divider";
  42. };
  43. &vbus_reg {
  44. gpio = <&gpio 5 0>;
  45. };
  46. / {
  47. memory {
  48. device_type = "memory";
  49. reg = <0x10000000 0x2000000>; /* 32 MB */
  50. };
  51. ahb {
  52. #address-cells = <1>;
  53. #size-cells = <1>;
  54. intc: interrupt-controller@dc000000 {
  55. compatible = "lsi,zevio-intc";
  56. interrupt-controller;
  57. reg = <0xdc000000 0x1000>;
  58. #interrupt-cells = <1>;
  59. };
  60. };
  61. panel {
  62. compatible = "ti,nspire-classic-lcd-panel";
  63. port {
  64. panel_in: endpoint {
  65. remote-endpoint = <&clcd_pads>;
  66. };
  67. };
  68. };
  69. chosen {
  70. bootargs = "debug earlyprintk console=tty0 console=ttyS0,115200n8 root=/dev/ram0";
  71. };
  72. };