mt7623a-rfb-nand.dts 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2017-2018 MediaTek Inc.
  4. * Author: Sean Wang <[email protected]>
  5. *
  6. */
  7. /dts-v1/;
  8. #include <dt-bindings/input/input.h>
  9. #include "mt7623a.dtsi"
  10. #include "mt6323.dtsi"
  11. / {
  12. model = "MediaTek MT7623A with NAND reference board";
  13. compatible = "mediatek,mt7623a-rfb-nand", "mediatek,mt7623";
  14. aliases {
  15. serial2 = &uart2;
  16. };
  17. chosen {
  18. stdout-path = "serial2:115200n8";
  19. };
  20. cpus {
  21. cpu@0 {
  22. proc-supply = <&mt6323_vproc_reg>;
  23. };
  24. cpu@1 {
  25. proc-supply = <&mt6323_vproc_reg>;
  26. };
  27. cpu@2 {
  28. proc-supply = <&mt6323_vproc_reg>;
  29. };
  30. cpu@3 {
  31. proc-supply = <&mt6323_vproc_reg>;
  32. };
  33. };
  34. gpio-keys {
  35. compatible = "gpio-keys";
  36. pinctrl-names = "default";
  37. pinctrl-0 = <&key_pins_a>;
  38. button-factory {
  39. label = "factory";
  40. linux,code = <BTN_0>;
  41. gpios = <&pio 256 GPIO_ACTIVE_LOW>;
  42. };
  43. button-wps {
  44. label = "wps";
  45. linux,code = <KEY_WPS_BUTTON>;
  46. gpios = <&pio 257 GPIO_ACTIVE_HIGH>;
  47. };
  48. };
  49. memory@80000000 {
  50. device_type = "memory";
  51. reg = <0 0x80000000 0 0x20000000>;
  52. };
  53. reg_1p8v: regulator-1p8v {
  54. compatible = "regulator-fixed";
  55. regulator-name = "fixed-1.8V";
  56. regulator-min-microvolt = <1800000>;
  57. regulator-max-microvolt = <1800000>;
  58. regulator-boot-on;
  59. regulator-always-on;
  60. };
  61. reg_3p3v: regulator-3p3v {
  62. compatible = "regulator-fixed";
  63. regulator-name = "fixed-3.3V";
  64. regulator-min-microvolt = <3300000>;
  65. regulator-max-microvolt = <3300000>;
  66. regulator-boot-on;
  67. regulator-always-on;
  68. };
  69. reg_5v: regulator-5v {
  70. compatible = "regulator-fixed";
  71. regulator-name = "fixed-5V";
  72. regulator-min-microvolt = <5000000>;
  73. regulator-max-microvolt = <5000000>;
  74. regulator-boot-on;
  75. regulator-always-on;
  76. };
  77. sound {
  78. compatible = "mediatek,mt2701-wm8960-machine";
  79. mediatek,platform = <&afe>;
  80. audio-routing =
  81. "Headphone", "HP_L",
  82. "Headphone", "HP_R",
  83. "LINPUT1", "AMIC",
  84. "RINPUT1", "AMIC";
  85. mediatek,audio-codec = <&wm8960>;
  86. pinctrl-names = "default";
  87. pinctrl-0 = <&i2s0_pins_a>;
  88. };
  89. };
  90. &bch {
  91. status = "okay";
  92. };
  93. &btif {
  94. status = "okay";
  95. };
  96. &crypto {
  97. status = "okay";
  98. };
  99. &eth {
  100. status = "okay";
  101. gmac0: mac@0 {
  102. compatible = "mediatek,eth-mac";
  103. reg = <0>;
  104. phy-mode = "trgmii";
  105. fixed-link {
  106. speed = <1000>;
  107. full-duplex;
  108. pause;
  109. };
  110. };
  111. mdio-bus {
  112. #address-cells = <1>;
  113. #size-cells = <0>;
  114. switch@0 {
  115. compatible = "mediatek,mt7530";
  116. reg = <0>;
  117. mediatek,mcm;
  118. resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
  119. reset-names = "mcm";
  120. core-supply = <&mt6323_vpa_reg>;
  121. io-supply = <&mt6323_vemc3v3_reg>;
  122. ports {
  123. #address-cells = <1>;
  124. #size-cells = <0>;
  125. port@0 {
  126. reg = <0>;
  127. label = "lan0";
  128. };
  129. port@1 {
  130. reg = <1>;
  131. label = "lan1";
  132. };
  133. port@2 {
  134. reg = <2>;
  135. label = "lan2";
  136. };
  137. port@3 {
  138. reg = <3>;
  139. label = "lan3";
  140. };
  141. port@4 {
  142. reg = <4>;
  143. label = "wan";
  144. };
  145. port@6 {
  146. reg = <6>;
  147. label = "cpu";
  148. ethernet = <&gmac0>;
  149. phy-mode = "trgmii";
  150. fixed-link {
  151. speed = <1000>;
  152. full-duplex;
  153. };
  154. };
  155. };
  156. };
  157. };
  158. };
  159. &i2c0 {
  160. pinctrl-names = "default";
  161. pinctrl-0 = <&i2c0_pins_a>;
  162. status = "okay";
  163. };
  164. &i2c1 {
  165. pinctrl-names = "default";
  166. pinctrl-0 = <&i2c1_pins_b>;
  167. status = "okay";
  168. wm8960: wm8960@1a {
  169. compatible = "wlf,wm8960";
  170. reg = <0x1a>;
  171. };
  172. };
  173. &i2c2 {
  174. pinctrl-names = "default";
  175. pinctrl-0 = <&i2c2_pins_b>;
  176. status = "okay";
  177. };
  178. &mmc1 {
  179. pinctrl-names = "default", "state_uhs";
  180. pinctrl-0 = <&mmc1_pins_default>;
  181. pinctrl-1 = <&mmc1_pins_uhs>;
  182. status = "okay";
  183. bus-width = <4>;
  184. max-frequency = <50000000>;
  185. cap-sd-highspeed;
  186. cd-gpios = <&pio 261 GPIO_ACTIVE_LOW>;
  187. vmmc-supply = <&reg_3p3v>;
  188. vqmmc-supply = <&reg_3p3v>;
  189. };
  190. &nandc {
  191. pinctrl-names = "default";
  192. pinctrl-0 = <&nand_pins_default>;
  193. status = "okay";
  194. nand@0 {
  195. reg = <0>;
  196. spare_per_sector = <64>;
  197. nand-ecc-mode = "hw";
  198. nand-ecc-strength = <12>;
  199. nand-ecc-step-size = <1024>;
  200. partitions {
  201. compatible = "fixed-partitions";
  202. #address-cells = <1>;
  203. #size-cells = <1>;
  204. partition@0 {
  205. label = "preloader";
  206. reg = <0x0 0x40000>;
  207. };
  208. partition@40000 {
  209. label = "uboot";
  210. reg = <0x40000 0x80000>;
  211. };
  212. partition@c0000 {
  213. label = "uboot-env";
  214. reg = <0xC0000 0x40000>;
  215. };
  216. partition@140000 {
  217. label = "bootimg";
  218. reg = <0x140000 0x2000000>;
  219. };
  220. partition@2140000 {
  221. label = "recovery";
  222. reg = <0x2140000 0x2000000>;
  223. };
  224. partition@4140000 {
  225. label = "rootfs";
  226. reg = <0x4140000 0x1000000>;
  227. };
  228. partition@5140000 {
  229. label = "usrdata";
  230. reg = <0x5140000 0x1000000>;
  231. };
  232. };
  233. };
  234. };
  235. &pcie {
  236. pinctrl-names = "default";
  237. pinctrl-0 = <&pcie_default>;
  238. status = "okay";
  239. pcie@0,0 {
  240. status = "okay";
  241. };
  242. pcie@1,0 {
  243. status = "okay";
  244. };
  245. };
  246. &pcie0_phy {
  247. status = "okay";
  248. };
  249. &pcie1_phy {
  250. status = "okay";
  251. };
  252. &pwm {
  253. pinctrl-names = "default";
  254. pinctrl-0 = <&pwm_pins_a>;
  255. status = "okay";
  256. };
  257. &spi0 {
  258. pinctrl-names = "default";
  259. pinctrl-0 = <&spi0_pins_a>;
  260. status = "okay";
  261. };
  262. &spi1 {
  263. pinctrl-names = "default";
  264. pinctrl-0 = <&spi1_pins_a>;
  265. status = "okay";
  266. };
  267. &uart2 {
  268. pinctrl-names = "default";
  269. pinctrl-0 = <&uart2_pins_b>;
  270. status = "okay";
  271. };
  272. &usb1 {
  273. vusb33-supply = <&reg_3p3v>;
  274. vbus-supply = <&reg_5v>;
  275. status = "okay";
  276. };
  277. &u3phy1 {
  278. status = "okay";
  279. };