mstar-infinity2m.dtsi 711 B

123456789101112131415161718192021222324252627282930313233343536373839
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (c) 2020 thingy.jp.
  4. * Author: Daniel Palmer <[email protected]>
  5. */
  6. #include "mstar-infinity.dtsi"
  7. &cpu0_opp_table {
  8. opp-1000000000 {
  9. opp-hz = /bits/ 64 <1000000000>;
  10. opp-microvolt = <1000000>;
  11. clock-latency-ns = <300000>;
  12. };
  13. opp-1200000000 {
  14. opp-hz = /bits/ 64 <1200000000>;
  15. opp-microvolt = <1000000>;
  16. clock-latency-ns = <300000>;
  17. };
  18. };
  19. &cpus {
  20. cpu1: cpu@1 {
  21. device_type = "cpu";
  22. compatible = "arm,cortex-a7";
  23. operating-points-v2 = <&cpu0_opp_table>;
  24. reg = <0x1>;
  25. clocks = <&cpupll>;
  26. clock-names = "cpuclk";
  27. };
  28. };
  29. &riu {
  30. smpctrl: smpctrl@204000 {
  31. reg = <0x204000 0x200>;
  32. status = "disabled";
  33. };
  34. };