lpc4337-ciaa.dts 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. /*
  2. * CIAA NXP LPC4337 (http://www.proyecto-ciaa.com.ar)
  3. *
  4. * Copyright (C) 2015 VanguardiaSur - www.vanguardiasur.com.ar
  5. *
  6. * This code is released using a dual license strategy: BSD/GPL
  7. * You can choose the licence that better fits your requirements.
  8. *
  9. * Released under the terms of 3-clause BSD License
  10. * Released under the terms of GNU General Public License Version 2.0
  11. */
  12. /dts-v1/;
  13. #include "lpc18xx.dtsi"
  14. #include "lpc4357.dtsi"
  15. #include "dt-bindings/gpio/gpio.h"
  16. / {
  17. model = "CIAA NXP LPC4337";
  18. compatible = "ciaa,lpc4337", "nxp,lpc4337", "nxp,lpc4350";
  19. aliases {
  20. serial0 = &uart2;
  21. serial1 = &uart3;
  22. };
  23. chosen {
  24. bootargs = "console=ttyS0,115200 earlyprintk";
  25. stdout-path = &uart2;
  26. };
  27. memory@28000000 {
  28. device_type = "memory";
  29. reg = <0x28000000 0x0800000>; /* 8 MB */
  30. };
  31. };
  32. &pinctrl {
  33. enet_rmii_pins: enet-rmii-pins {
  34. enet_rmii_rxd_cfg {
  35. pins = "p1_15", "p0_0";
  36. function = "enet";
  37. slew-rate = <1>;
  38. bias-disable;
  39. input-enable;
  40. input-schmitt-disable;
  41. };
  42. enet_rmii_txd_cfg {
  43. pins = "p1_18", "p1_20";
  44. function = "enet";
  45. slew-rate = <1>;
  46. bias-disable;
  47. input-enable;
  48. input-schmitt-disable;
  49. };
  50. enet_rmii_rx_dv_cfg {
  51. pins = "p1_16";
  52. function = "enet";
  53. bias-disable;
  54. input-enable;
  55. input-schmitt-disable;
  56. };
  57. enet_rmii_tx_en_cfg {
  58. pins = "p0_1";
  59. function = "enet";
  60. bias-disable;
  61. input-enable;
  62. input-schmitt-disable;
  63. };
  64. enet_ref_clk_cfg {
  65. pins = "p1_19";
  66. function = "enet";
  67. slew-rate = <1>;
  68. bias-disable;
  69. input-enable;
  70. input-schmitt-disable;
  71. };
  72. enet_mdio_cfg {
  73. pins = "p1_17";
  74. function = "enet";
  75. bias-disable;
  76. input-enable;
  77. input-schmitt-disable;
  78. };
  79. enet_mdc_cfg {
  80. pins = "p7_7";
  81. function = "enet";
  82. slew-rate = <1>;
  83. bias-disable;
  84. input-enable;
  85. input-schmitt-disable;
  86. };
  87. };
  88. i2c0_pins: i2c0-pins {
  89. i2c0_pins_cfg {
  90. pins = "i2c0_scl", "i2c0_sda";
  91. function = "i2c0";
  92. input-enable;
  93. };
  94. };
  95. ssp_pins: ssp-pins {
  96. ssp1_cs {
  97. pins = "p6_7";
  98. function = "gpio";
  99. bias-pull-up;
  100. bias-disable;
  101. };
  102. ssp1_miso_mosi {
  103. pins = "p1_3", "p1_4";
  104. function = "ssp1";
  105. slew-rate = <1>;
  106. bias-pull-down;
  107. input-enable;
  108. input-schmitt-disable;
  109. };
  110. ssp1_sck {
  111. pins = "pf_4";
  112. function = "ssp1";
  113. slew-rate = <1>;
  114. bias-disable;
  115. };
  116. };
  117. uart2_pins: uart2-pins {
  118. uart2_rx_cfg {
  119. pins = "p7_2";
  120. function = "uart2";
  121. bias-disable;
  122. input-enable;
  123. };
  124. uart2_tx_cfg {
  125. pins = "p7_1";
  126. function = "uart2";
  127. bias-disable;
  128. };
  129. };
  130. uart3_pins: uart3-pins {
  131. uart3_rx_cfg {
  132. pins = "p2_4";
  133. function = "uart3";
  134. bias-disable;
  135. input-enable;
  136. };
  137. uart3_tx_cfg {
  138. pins = "p2_3";
  139. function = "uart3";
  140. bias-disable;
  141. };
  142. };
  143. };
  144. &enet_tx_clk {
  145. clock-frequency = <50000000>;
  146. };
  147. &i2c0 {
  148. status = "okay";
  149. pinctrl-names = "default";
  150. pinctrl-0 = <&i2c0_pins>;
  151. clock-frequency = <400000>;
  152. eeprom@50 {
  153. compatible = "microchip,24c512", "atmel,24c512";
  154. reg = <0x50>;
  155. };
  156. eeprom@51 {
  157. compatible = "microchip,24c02", "atmel,24c02";
  158. reg = <0x51>;
  159. };
  160. eeprom@54 {
  161. compatible = "microchip,24c512", "atmel,24c512";
  162. reg = <0x54>;
  163. };
  164. };
  165. &mac {
  166. status = "okay";
  167. phy-mode = "rmii";
  168. pinctrl-names = "default";
  169. pinctrl-0 = <&enet_rmii_pins>;
  170. };
  171. &sct_pwm {
  172. status = "okay";
  173. };
  174. &ssp1 {
  175. status = "okay";
  176. pinctrl-names = "default";
  177. pinctrl-0 = <&ssp_pins>;
  178. cs-gpios = <&gpio LPC_GPIO(5,15) GPIO_ACTIVE_HIGH>;
  179. num-cs = <1>;
  180. };
  181. &uart2 {
  182. status = "okay";
  183. pinctrl-names = "default";
  184. pinctrl-0 = <&uart2_pins>;
  185. };
  186. &uart3 {
  187. status = "okay";
  188. pinctrl-names = "default";
  189. pinctrl-0 = <&uart3_pins>;
  190. };