kirkwood-ts219.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. // SPDX-License-Identifier: GPL-2.0
  2. / {
  3. model = "QNAP TS219 family";
  4. compatible = "qnap,ts219", "marvell,kirkwood";
  5. memory {
  6. device_type = "memory";
  7. reg = <0x00000000 0x20000000>;
  8. };
  9. chosen {
  10. bootargs = "console=ttyS0,115200n8";
  11. stdout-path = &uart0;
  12. };
  13. ocp@f1000000 {
  14. i2c@11000 {
  15. status = "okay";
  16. clock-frequency = <400000>;
  17. s35390a: s35390a@30 {
  18. compatible = "s35390a";
  19. reg = <0x30>;
  20. };
  21. };
  22. serial@12000 {
  23. status = "okay";
  24. };
  25. serial@12100 {
  26. status = "okay";
  27. };
  28. poweroff@12100 {
  29. compatible = "qnap,power-off";
  30. reg = <0x12100 0x100>;
  31. clocks = <&gate_clk 7>;
  32. };
  33. spi@10600 {
  34. status = "okay";
  35. m25p128@0 {
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. compatible = "m25p128", "jedec,spi-nor";
  39. reg = <0>;
  40. spi-max-frequency = <20000000>;
  41. mode = <0>;
  42. partition@0 {
  43. reg = <0x00000000 0x00080000>;
  44. label = "U-Boot";
  45. };
  46. partition@200000 {
  47. reg = <0x00200000 0x00200000>;
  48. label = "Kernel";
  49. };
  50. partition@400000 {
  51. reg = <0x00400000 0x00900000>;
  52. label = "RootFS1";
  53. };
  54. partition@d00000 {
  55. reg = <0x00d00000 0x00300000>;
  56. label = "RootFS2";
  57. };
  58. partition@40000 {
  59. reg = <0x00080000 0x00040000>;
  60. label = "U-Boot Config";
  61. };
  62. partition@c0000 {
  63. reg = <0x000c0000 0x00140000>;
  64. label = "NAS Config";
  65. };
  66. };
  67. };
  68. sata@80000 {
  69. pinctrl-0 = <&pmx_sata0 &pmx_sata1>;
  70. pinctrl-names = "default";
  71. status = "okay";
  72. nr-ports = <2>;
  73. };
  74. };
  75. };
  76. &mdio {
  77. status = "okay";
  78. ethphy0: ethernet-phy@X {
  79. /* overwrite reg property in board file */
  80. };
  81. };
  82. &eth0 {
  83. status = "okay";
  84. ethernet0-port@0 {
  85. phy-handle = <&ethphy0>;
  86. };
  87. };
  88. &pciec {
  89. status = "okay";
  90. };
  91. &pcie0 {
  92. status = "okay";
  93. };
  94. &rtc {
  95. /*
  96. * There is a s35390a available on the i2c bus, the internal rtc isn't
  97. * working (probably no crystal assembled).
  98. */
  99. status = "disabled";
  100. };